Scenario-based design flow for mapping streaming applications onto on-chip many-core systems

CASES'12 - Proceedings of the 2012 ACM International Conference on Compilers, Architectures and Synthesis for Embedded Systems, Co-located with ESWEEK

Volumn , Issue , 2012, Pages 71-80

  Schor, Lars ^a   Bacivarov, Iuliana ^a   Rai, Devendra ^a   Yang, Hoeseok ^a   Kang, Shin Haeng ^b   Thiele, Lothar ^a  

^a ETH ZURICH   (Switzerland)

^b Seoul National University   (South Korea)

Author keywords

Design flow; Mapping optimization; MPSoC; On chip many core systems; Scenario based model of computation

Indexed keywords

DESIGN FLOWS; MANY-CORE; MAPPING OPTIMIZATION; MODEL OF COMPUTATION; MPSOC;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; MAPPING; OPTIMIZATION; PROGRAM COMPILERS;

DESIGN;

EID: 84869024346     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2380403.2380422     Document Type: Conference Paper

References (27)

1. L. Benini et al. Resource Management Policy Handling Multiple Use-Cases in MPSoC Platforms Using Constraint Programming. In Logic Programming, volume 5366 of LNCS, pages 470-484. Springer, 2008.
2. S. Bleuler et al. PISA - A Platform and Programming Language Independent Interface for Search Algorithms. In Evolutionary Multi-Criterion Optimization, volume 2632 of LNCS, pages 494-508. Springer, 2003.
3. S. Borkar. Thousand Core Chips: A Technology Perspective. In Proc. DAC, pages 746-749, 2007.
4. J. Cao et al. ARMS: An Agent-Based Resource Management System for Grid Computing. Scientific Programming, 10(2):135-148, 2002.
5. I. Comprés Ureña et al. RCKMPI - Lightweight MPI Implementation for Intel's Single-chip Cloud Computer (SCC). In Recent Advances in the Message Passing Interface, volume 6960 of LNCS, pages 208-217. Springer, 2011.
6. D. Culler et al. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, 1999.
7. S. A. Edwards and O. Tardieu. SHIM: A Determinstic Model for Heterogeneous Embedded Systems. IEEE Trans. VLSI Syst., 14(8):854-867, 2006.
8. M. Geilen and T. Basten. Reactive Process Networks. In Proc. EMSOFT, pages 137-146, 2004.
9. S. V. Gheorghita et al. System-Scenario-Based Design of Dynamic Embedded Systems. ACM Trans. Des. Autom. Electron. Syst., 14(1):3:1-3:45, 2009.
10. J. Howard et al. A 48-Core IA-32 Message-Passing Processor with DVFS in 45nm CMOS. In Proc. ISSCC, pages 108-109, 2010.
11. G. Kahn. The Semantics of a Simple Language for Parallel Programming. In Proc. of the IFIP Congress, volume 74, pages 471-475, 1974.
12. T. Kangas et al. UML-Based Multiprocessor SoC Design Framework. ACM Trans. Embedd. Comput. Syst., 5:281-320, 2006.
13. S. Kobbe et al. DistRM: Distributed Resource Management for On-Chip Many-Core Systems. In Proc. CODES/ISSS, pages 119-128, 2011.
14. C. Lee et al. A Task Remapping Technique for Reliable Multi-Core Embedded Systems. In Proc. CODES/ISSS, pages 307-316, 2010.
15. E. Lee and D. Messerschmitt. Synchronous Data Flow. Proc. IEEE, 75(9):1235-1245, 1987.
16. J. Manferdelli et al. Challenges and Opportunities in Many-Core Computing. Proc. IEEE, 96(5):808-815, 2008.
17. G. Mariani et al. An Industrial Design Space Exploration Framework for Supporting Run-Time Resource Management on Multi-Core Systems. In Proc. DATE, pages 196-201, 2010.
18. D. Melpignano et al. Platform 2012, a Many-Core Computing Accelerator for Embedded SoCs: Performance Evaluation of Visual Analytics Applications. In Proc. DAC, pages 1137-1142, 2012.
19. H. Nikolov et al. Systematic and Automated Multiprocessor System Design, Programming, and Implementation. IEEE T. Comput. Aid. D., 27(3):542-555, 2008.
20. G. Sabin et al. Moldable Parallel Job Scheduling Using Job Efficiency: An Iterative Approach. In Job Scheduling Strategies for Parallel Processing, volume 4376 of LNCS, pages 94-114. Springer, 2007.
21. A. Schranzhofer et al. Dynamic Power-Aware Mapping of Applications onto Heterogeneous MPSoC Platforms. IEEE Trans. Industrial Informatics, 6(4):692-707, 2010.
22. A. K. Singh et al. A Hybrid Strategy for Mapping Multiple Throughput-constrained Applications on MPSoCs. In Proc. CASES, pages 175-184, 2011.
23. S. Stuijk et al. A Predictable Multiprocessor Design Flow for Streaming Applications with Dynamic Behaviour. In Proc. DSD, pages 548-555, 2010.
24. L. Thiele et al. Mapping Applications to Tiled Multiprocessor Embedded Systems. In Proc. ACSD, pages 29-40, 2007.
25. A. Vajda. Programming Many-Core Chips. Springer, 2011.
26. S. Vangal et al. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS. IEEE Journal of Solid-State Circuits, 43(1):29-41, 2008.
27. E. Zitzler, M. Laumanns, and L. Thiele. SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In Proc. EUROGEN, pages 95-100, 2002.