Lifetime improvement through runtime wear-based task mapping

CODES+ISSS'12 - Proceedings of the 10th ACM International Conference on Hardware/Software-Codesign and System Synthesis, Co-located with ESWEEK

Volumn , Issue , 2012, Pages 13-22

  Hartman, Adam S ^a   Thomas, Donald E ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Lifetime; Runtime; Task mapping; Wear

Indexed keywords

COMPONENT FAILURES; LIFETIME; LIFETIME IMPROVEMENT; PRIMARY DESIGN; RUNTIMES; SYSTEM FRAME; TASK MAPPING; TIME-PERIODS;

HARDWARE; WEAR OF MATERIALS;

DESIGN;

EID: 84869060556     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2380445.2380455     Document Type: Conference Paper

References (20)

1. http://www.arm.com/products/processors/index.php.
2. Cacti 5.3. http://www.hpl.hp.com/research/cacti.
3. International technology roadmap for semiconductors, 2011 edition: Process integration, devices, and structures. http://www.itrs.net/Links/ 2011ITRS/2011Chapters/2011PIDS.pdf.
4. M. Agarwal, V. Balakrishnan, A. Bhuyan, K. Kim, B. C. Paul, W. Wang, B. Yang, Y. Cao, and S. Mitra. Self-calibrating online wearout detection. In Test Conference (ITC), 2008 IEEE International, pages 1-10, October 2008.
5. F. Ahmed and L. Milor. Analysis and on-chip monitoring of gate oxide breakdown in sram cells. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, PP(99):1-11, 2011.
6. J. Blome, S. Feng, S. Gupta, and S. Mahlke. Self-calibrating online wearout detection. In Microarchitecture (MICRO), 40th Annual IEEE/ACM International Symposium on, pages 109-122, December 2007.
7. H. H. Chan and I. L. Markov. Practical slicing and non-slicing block-packing without simulated annealing. In VLSI (GLSVLSI), 2004 Great Lakes Symposium on, pages 282-287, April 2004.
8. A. K. Coskun, T. S. Rosing, and K. Whisnant. Temperature aware task scheduling in mpsocs. In Design, Automation Test in Europe Conference and Exhibition (DATE), 2007, pages 1-6, April 2007.
9. R. P. Dick, D. L. Rhodes, and W. Wolf. Tgff: Task graphs for free. In Hardware/Software Codesign (CODES+CASHE), 1998 Sixth International Workshop on, pages 97-101, March 1998.
10. Z. Gu, C. Zhu, L. Shang, and R. P. Dick. Application-specific mpsoc reliability optimization. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 16(5):603-608, 2008.
11. A. S. Hartman, D. E. Thomas, and B. H. Meyer. A case for lifetime aware task mapping in embedded chip multiprocessors. In Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010 IEEE/ACM/IFIP International Conference on, pages 145-154, October 2010.
12. L. Huang, F. Yuan, and Q. Xu. Lifetime reliability-aware task allocation and scheduling for mpsoc platforms. In Design, Automation Test in Europe Conference and Exhibition (DATE), 2009, pages 51-56, April 2009.
13. B. H. Meyer, A. S. Hartman, and D. E. Thomas. Cost-effective slack allocation for lifetime improvement in noc-based mpsocs. In Design, Automation Test in Europe Conference and Exhibition (DATE), 2010, pages 1596-1601, March 2010.
14. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In Computer Architecture (ISCA), 30th Annual International Symposium on, pages 2-13, June 2003.
15. J. C. Smolens, B. T. Gold, J. C. Hoe, B. Falsafi, and K. Mai. Detecting emerging wearout faults. In Silicon Errors in Logic - System Effects (SELSE-3), 2007 IEEE Workshop on, pages 0-0, April 2007.
16. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. The impace of technology scaling on lifetime reliability. In Dependable Systems and Networks (DSN), 2004 International Conference on, pages 177-186, June 2004.
17. J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers. Exploiting structural duplication for lifetime reliability enhancement. In Computer Architecture (ISCA), 32nd Annual International Symposium on, pages 520-531, June 2005.
18. H.-S. Wang, L.-S. Peh, and S. Malik. A power model for routers: Modeling alpha 21364 and infiniband routers. Micro, IEEE, 23(1):26-35, 2003.
19. B. Zandian, W. Dweik, S. H. Kang, T. Punihaole, and M. Annavaram. Wearmon: Reliability monitoring using adaptive critical path testing. In Dependable Systems and Networks (DSN), 2010 IEEE/IFIP International Conference on, pages 151-160, July 2010.
20. C. Zhu, Z. Gu, R. P. Dick, and L. Shang. Reliable multiprocessor system-on-chip synthesis. In Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2007 IEEE/ACM/IFIP International Conference on, pages 239-244, October 2007.