Self-aware computing in the Angstrom processor

Proceedings - Design Automation Conference

Volumn , Issue , 2012, Pages 259-264

  Hoffmann, Henry ^a   Holt, Jim ^a,b   Kurian, George ^a   Lau, Eric ^a   Maggio, Martina ^c   Miller, Jason E ^a   Neuman, Sabrina M ^a   Sinangil, Mahmut ^d   Sinangil, Yildiz ^d   Agarwal, Anant ^a   Chandrakasan, Anantha P ^d   Devadas, Srinivas ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

^c LUND UNIVERSITY   (Sweden)

^d Massachusetts Institute of Technology Cambridge   (United States)

Author keywords

adaptive systems; self aware computing

Indexed keywords

EXTREME SCALE; HOLISTIC DESIGN; PROGRAMMING MODELS; REDUCING COSTS; RUNTIME SYSTEMS; SELF-AWARE;

ADAPTIVE SYSTEMS; COMPUTER PROGRAMMING; HARDWARE;

COMPUTER AIDED DESIGN;

EID: 84863546818     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2228360.2228409     Document Type: Conference Paper

References (35)

1. Wattsup .net meter. http://www.wattsupmeters.com/.
2. D. H. Albonesi, R. Balasubramonian, S. G. Dropsho, S. Dwarkadas, E. G. Friedman, M. C. Huang, V. Kursun, G. Magklis, M. L. Scott, G. Semeraro, P. Bose, A. Buyuktosunoglu, P. W. Cook, and S. E. Schuster. Dynamically tuning processor resources with adaptive processing. Computer, 36:49-58, December 2003.
3. J. Ansel, C. Chan, Y. L. Wong, M. Olszewski, Q. Zhao, A. Edelman, and S. Amarasinghe. PetaBricks: A language and compiler for algorithmic choice. In PLDI, 2009.
4. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In MICRO, 2000.
5. R. Bitirgen, E. Ipek, and J. F. Martinez. Coordinated management of multiple interacting resources in chip multiprocessors: A machine learning approach. In MICRO, 2008.
6. B. Calhoun and A. Chandrakasan. A 256kb sub-threshold SRAM in 65nm CMOS. In ISSCC, 2006.
7. L. Chang, D. Fried, J. Hergenrother, J. Sleight, R. Dennard, R. Montoye, L. Sekaric, S. McNab, A. Topol, C. Adams, K. Guarini, and W. Haensch. Stable SRAM cell design for the 32 nm node and beyond. In Symposium on VLSI Technology, 2005.
8. C.-H. O. Chen, N. Agarwal, T. Krishna, K.-H. Koo, L.-S. Peh, and K. C. Saraswat. Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-core NoCs. In NOCS, 2010.
9. M. H. Cho, M. Lis, K. S. Shim, M. Kinsy, T. Wen, and S. Devadas. Oblivious Routing in On-Chip Bandwidth-Adaptive Networks. In PACT, 2009.
10. S. Choi and D. Yeung. Learning-Based SMT Processor Resource Distribution via Hill-Climbing. In ISCA, 2006.
11. C. Dubach, T. M. Jones, E. V. Bonilla, and M. F. P. O'Boyle. A predictive model for dynamic microarchitectural adaptivity control. In MICRO, 2010.
12. J. Eastep, D. Wingate, M. D. Santambrogio, and A. Agarwal. Smartlocks: lock acquisition scheduling for self-aware synchronization. In ICAC, 2010.
13. A. Gupta, W. Weber, and T. Mowry. Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In ICPP, 1990.
14. H. Hoffmann, J. Eastep, M. D. Santambrogio, J. E. Miller, and A. Agarwal. Application heartbeats: a generic interface for specifying program performance and goals in autonomous computing environments. In ICAC, 2010.
15. H. Hoffmann, M. Maggio, M. D. Santambrogio, A. Leva, and A. Agarwal. SEEC: A General and Extensible Framework for Self-Aware Computing. Technical Report MIT-CSAIL-TR-2011-046, MIT, November 2011.
16. H. Hoffmann, S. Sidiroglou, M. Carbin, S. Misailovic, A. Agarwal, and M. Rinard. Dynamic knobs for responsive power-aware computing. In ASPLOS, 2011.
17. N. Ickes, Y. Sinangil, F. Pappalardo, E. Guidetti, and A. Chandrakasan. A 10 pJ/cycle ultra-low-voltage 32-bit microprocessor system-on-chip. In ESSCIRC, sept. 2011.
18. J. O. Kephart and D. M. Chess. The vision of autonomic computing. Computer, 36:41-50, January 2003.
19. O. Khan, H. Homann, M. Lis, F. Hijaz, A. Agarwal, and S. Devadas. ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores. In ICCD, 2011.
20. C. Kim, D. Burger, and S. W. Keckler. An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In ASPLOS, 2002.
21. T.-H. Kim, J. Liu, J. Keane, and C. Kim. A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme. In ISSCC, 2007.
22. M. Kinsy, M. H. Cho, T. Wen, E. Suh, M. van Dijk, and S. Devadas. Application-Aware Deadlock-Free Oblivious Routing. In ISCA, 2009.
23. R. Laddaga. Guest editor's introduction: Creating robust software through self-adaptation. IEEE Intelligent Systems, 14:26-29, May 1999.
24. E. Lau, J. E. Miller, I. Choi, D. Yeung, S. Amarasinghe, and A. Agarwal. Multicore performance optimization using partner cores. In HotPar, 2011.
25. M. Maggio, H. Hoffmann, M. D. Santambrogio, A. Agarwal, and A. Leva. Power optimization in embedded systems via feedback control of resource allocation. IEEE Transactions on Control Systems Technology, PP(99):1-8.
26. M. Maggio, H. Hoffmann, M. D. Santambrogio, A. Agarwal, and A. Leva. Controlling software applications via resource allocation within the heartbeats framework. In CDC, 2010.
27. M. Maggio, H. Hoffmann, M. D. Santambrogio, A. Agarwal, and A. Leva. Decision making in autonomic computing systems: comparison of approaches and techniques. In ICAC, 2011.
28. J. E. Miller, H. Kasture, G. Kurian, C. Gruenwald III, N. Beckmann, C. Celio, J. Eastep, and A. Agarwal. Graphite: A distributed parallel simulator for multicores. In HPCA, 2010.
29. MIT. The MIT angstrom project. http://projects.csail.mit.edu/angstrom, 2012.
30. R. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetzer, P. Gronowski, and T. Grutkowski. A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers. In ISSCC, 2011.
31. E. Rotem, A. Naveh, D. R. amd Avinash Ananthakrishnan, and E. Weissmann. Power management architecture of the 2nd generation Intel Core microarchitecture, formerly codenamed Sandy Bridge. In Hot Chips, Aug. 2011.
32. M. Salehie and L. Tahvildari. Self-adaptive software: Landscape and research challenges. ACM Trans. Auton. Adapt. Syst., 4(2):1-42, 2009.
33. M. Sinangil, H. Mair, and A. Chandrakasan. A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V. In ISSCC, 2011.
34. P. Team. Online document, http://icl.cs.utk.edu/papi/.
35. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The splash-2 programs: characterization and methodological considerations. SIGARCH Comput. Archit. News, 23:24-36, May 1995.