An integrated open framework for heterogeneous MPSoC design space exploration

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Angiolini, Federico ^a   Ceng, Jianjiang ^b   Leupers, Rainer ^b   Ferrari, Federico ^a   Ferri, Cesare ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; HIERARCHICAL SYSTEMS; LARGE SCALE SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS;

APPLICATION SPECIFIC INSTRUCTION SET PROCESSORS (ASIP); CHIP INTERCONNECT FABRICS; DESIGN SPACE EXPLORATION; MANUFACTURING DENSITY; PLATFORM MODELING;

LOGIC DESIGN;

EID: 34047148916     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244000     Document Type: Conference Paper

References (29)

1. F. Angiolini, F. Menichelli, A. Ferrero, L. Benini, and M. Olivieri. A post-compiler approach to scratchpad mapping of code. In Proceedings of the 2004 ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pages 259-267, 2004.
2. ARM Ltd. The Advanced Microcontroller Bus Architecture (AMBA) homepage. www.arm.com/products/solutions/AMBAHomePage.html.
3. ARM Ltd. RealView MaxSim. www.arm.com/products/DevTools/MaxSim.html.
4. N. Cheung, J. Henkel, and S. Parameswaran. Rapid configuration and instruction selection for an asip: A case study. In DATE '03: Proceedings of the conference on Design, Automation and Test in Europe, page 10802, Washington, DC, USA, 2003. IEEE Computer Society.
5. CoWare Inc. ConvergenSC. www.coware.com/products/.
6. CoWare Inc. LISATek. www.coware.com/products/.
7. A. Hoffmann, H. Meyr, and R. Leupers. Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, USA, 2002.
8. A. Kitajima, M. Itoh, J. Sato, A. Shiomi, Y. Takeuchi, and M. Imai. Effectiveness of the ASIP design system PEAS-III in design of pipelined processors. In ASP-DAC '01: Proceedings of the 2001 conference on Asia South Pacific design automation, pages 649-654, New York, NY, USA, 2001. ACM Press.
9. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proceedings of the 2004 Design, Automation and Test in Europe Conference (DATE'04). IEEE, 2004.
10. P. Mishra, N. Dutt, and A. Nicolau. Functional abstraction driven design space exploration of heterogeneous programmable architectures. In ISSS '01: Proceedings of the 14th international symposium on Systems synthesis, pages 256-261, New York, NY, USA, 2001. ACM Press.
11. Real-Time Operating System for Multiprocessor Systems (RTEMS). www.rtems.com.
12. The SystemC initiative, www.systemc.org.
13. The uClinux embedded linux/microcontroller project. www.uclinux.org.
14. Open Core Protocol Specification, Release 2.0. www.ocpip.org, 2003.
15. Prosilog. Magillem. www.prosilog.com.
16. M. Ruggiero, F. Angiolini, F. Poletti, D. Bertozzi, L. Benini, and R. Zafalon. Scalability analysis of evolving SoC interconnect protocols. In Proceedings of the 2004 International Symposium on System-on-Chip, pages 169-172, 2004.
17. M. B. Sandro Rigo, Guido Araujo and R. Azevedo. Arche: A systemc-based architecture description language. In to appear in the 16th Symposium on Computer Architecture and High Performance Computing - Foz do Jguacu, Brazil, October 2004.
18. O. Schliebusch, A. Chattopadhyay, R. Leupers, G. Ascheid, H. Meyr, M. Steinert, G. Braun, and A. Nohl. RTL processor synthesis for architecture exploration and implementation. In Proceedings of the 2004 Design, Automation and Test in Europe Conference (DATE'04), pages 156-160. IEEE, 2004.
19. SimpleScalar LLC. SimpleScalar. www.simplescalar.com.
20. S. Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi, and G. D. Micheli. xpipes Lite: A synthesis oriented design library for networks on chips. In Proceedings of the 2005 Design, Automation and Test in Europe Conference (DATE'05), pages 1188-1193. IEEE, 2005.
21. STMicroelectronics. The STBus interconnect, www.st.com.
22. Synopsys Inc. System Studio, www.synopsys.org.
23. Target Compiler Technologies N.V. The Chess/Checker Retargetable DSP Environment, www.retarget.com.
24. The Liberty Research Group. The Liberty Simulation Environment, http://liberty.princeton.edu/.
25. The MicroLib Community. MicroLib. http://microlib.org/.
26. The SkyEye Community. SkyEye. www.skyeye.org.
27. The SoCLib Partners. SoCLib. http://soclib.lip6.fr.
28. Virtio. Virtual Platforms, www.virtio.com.
29. A. Wieferink, T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, and A. Nohl. A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms. In Proceedings of the 2004 Design, Automation and Test in Europe Conference (DATE'04), pages 1256-1263. IEEE, 2004.