Mapping Applications to Tiled Multiprocessor Embedded Systems

Proceedings - 7th International Conference on Application of Concurrency to System Design, ACSD 2007

Volumn , Issue , 2007, Pages 29-40

  Thiele, Lothar ^a   Bacivarov, Iuliana ^a   Haid, Wolfgang ^a   Huang, Kai ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING LANGUAGES; CONFORMAL MAPPING; INTEGRATED CIRCUITS; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIPROCESSING SYSTEMS; NETWORK ARCHITECTURE; SYSTEMS ANALYSIS; TELECOMMUNICATION NETWORKS; TREES (MATHEMATICS);

(+ MOD 2N) OPERATION; APPLIED (CO); BASIC PRINCIPLES; CASE STUDIES; COMMUNICATION NETWORKS; COMPLEX SYSTEMS; GENERAL PURPOSE COMPUTING; HW/SW CO-DESIGN; INTERNATIONAL CONFERENCES; MAPPING APPLICATIONS; MULTI OBJECTIVE ALGORITHMS; MULTI PROCESSOR PLATFORMS; NEW CLASS; PARALLEL APPLICATIONS; PERFORMANCE EVALUATION (PE); SYSTEM DESIGNS; SYSTEM-LEVEL PERFORMANCE; TRADITIONAL METHODS;

EMBEDDED SYSTEMS;

EID: 51149120769     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSD.2007.53     Document Type: Conference Paper

References (27)

1. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers, Norwell, MA, USA, 1997.
2. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli. Metropolis: An Integrated Electronic System Design Environment. Computer, 36:45-52, April 2003.
3. S. Bleuler, M. Laumanns, L. Thiele, and E. Zitzler. PISA - A Platform and Programming Language Independent Interface for Search Algorithms. In C. M. Fonseca, P. J. Fleming, E. Zitzler, K. Deb, and L. Thiele, editors, Evolutionary Multi-Criterion Optimization (EMO 2003), volume 2632/2003 of LNCS, pages 494-508. Springer-Verlag Heidelberg, 2003.
4. C. Brooks, E. A. Lee, X. Liu, S. Neuendorffer, Y. Zhao, and H. Zheng. Heterogeneous Concurrent Modeling and Design in Java (Volume 1: Introduction to Ptolemy II). Technical Report UCB/EECS-2007-7, EECS Department, University of California, Berkeley, January 2007.
5. S. Chakraborty, S. Künzli, and L. Thiele. A General Framework for Analyzing System Properties in Platform-Based Embedded System Design. In Proc. 6th Design, Automation and Test in Europe (DATE), pages 190-195, Munich, Germany, Mar. 2003.
6. S. A. Edwards and O. Tardien. SHIM: A Deterministic Model for Heterogeneous Embedded systems. In Proceedings of the 5th ACM Int'l Conf. on Embedded Software (EMSOFT'05), pages 264-272, New York, NY, USA, 2005. ACM Press.
7. M. Gonzlez Harbour, J. J. Gutirrez Garca, J. C. Palencia Gutirrez, and J. M. Drake Moyano. MAST: Modeling and Analysis Suite for Real Time Applications. In Proc. 13th Euromicro Conference on Real-Time Systems, pages 125-134, Delft, The Netherlands, June 2001.
8. M. Gordon, W. Thies, and S. Amarasinghe. Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in Stream Programs. In Int'l Conf. Architectural Support for Programming Languages and Operating Systems, San Jose, CA, Oct. 2006.
9. D. Harel. Statecharts: A Visual Formalism for Complex Systems. Science of Computer Programming, 8(3):231-274, June 1987.
10. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System Level Performance Analysis - The SymTA/S Approach. IEE Proceedings Computers and Digital Techniques, 152(2):148-166, Mar. 2005.
11. G. Kahn. The Semantics of a Simple Language for Parallel Programming. In Proc. IFIP Congress, North Holland Publishing Co, 1974.
12. S. Künzli, F. Poletti, L. Benini, and L. Thiele. Combining Simulation and Formal Methods for System-Level Performa nce Analysis. In Proc. Design, Automation and Test in Europe (DATE'06), March 2006.
13. K. Lahiri, A. Raghunathan, and S. Dey. System-Level Performance Analysis for Designing On-Chip Communication Architectures. IEEE Trans. Computer-Aided Design Integr. Circuits Syst., 20(6):768-783, June 2001.
14. E. A. Lee and D. G. Messerschmitt. Synchronous Data Flow. In Proceedings of the IEEE, volume 75, pages 1235-1245, Jan. 1987.
15. E. A. Lee and S. Neuendorffer. MoML: A Modeling Markup Language in XML. Version 0.4. Technical Report UCB/ERL M00/12, University of California at Berkeley, March 2000.
16. E. A. Lee and T. M. Parks. Dataflow Process Networks. Proceedings of the IEEE, 83(5):773-799, May 1995.
17. M. Loghi, F. Angiolini, D. Bertozzi, L. B. nini, and R. Zafalon. Analyzing On-Chip Communication in a MPSoC Environment. In Proc. Design, Automation and Test in Europe (DATE'04), pages 752-757. IEEE Computer Society, 2004.
18. A. D. Pimentel, L. O. Hertzberger, P. Lieverse, P. van der Wolf, and E. F. Deprettere. Exploring Embedded-Systems Architectures with Artemis. Computer, 34(11):57-63, 2001.
19. Seamless Hardware/Software Co-Verification, Mentor Graphics. http://www.mentor.com/seamless/.
20. The Open SystemC Initiative (OSCI). http://www.systemc.org.
21. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. A Framework for Evaluating Design Tradeoffs in Packet Processing Architectures. In Proc. 39th Design Automation Conference (DAC 2002), pages 880-885, New Orleans, LA, USA, June 2002.
22. L. Thiele, S. Chakraborty, and M. Naedele. Real-Time Calculus for Scheduling Hard Real-Time Systems. In Proc. Int'l Symp. Circuits and Systems (ISCAS'00), volume 4, pages 101-104, Geneva, Switzerland, Mar. 2000.
23. The Cadence Virtual Component Co-design (VCC). http://www.cadence.com/ products/vcc.html.
24. E.Wandeler, L. Thiele, M. Verhoef, and P. Lieverse. System Architecture Evaluation Using Modular Performance Analysis: A Case Study. Int'l Journal on Software Tools for Technology Transfer (STTT), 8(6):649-667, Nov. 2006.
25. J. Watts and S. Taylor. A Practical Approach to Dynamic Load Balancing. IEEE Trans. Parallel Distrib. Syst., 9(3):235-248, Mar. 1998.
26. E. Zitzler, M. Laumanns, and L. Thiele. SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In Evolutionary Methods for Design, Optimisation, and Control, pages 95-100. CIMNE, Barcelona, Spain, 2002.
27. E. Zitzler and L. Thiele. Multiobjective Evolutionary Algorithms: A Comparative Case Study and the Strength Pareto Approach. IEEE Trans. Trans. Evol. Comput., 3(4):257-271, Nov. 1999.