Towards embedded runtime system level optimization for MPSoCs: On-chip task allocation

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2009, Pages 121-124

  Theocharides, T ^a   Michael, M K ^a   Polycarpou, M ^a   Dingankar, A ^b  

^a UNIVERSITY OF CYPRUS   (Cyprus)

^b INTEL CORPORATION   (United States)

Author keywords

Multiprocessor Systems on Chip; Task Allocation; VLSI Design

Indexed keywords

DYNAMIC TASK ALLOCATION; MULTIPROCESSOR SYSTEMS ON CHIPS; MULTIPROCESSOR SYSTEMS-ON-CHIP; ON CHIPS; ON-CHIP NETWORKS; PROCESSING ELEMENTS; REAL-TIME APPLICATION; ROUND ROBIN; RUNTIME OPTIMIZATION; RUNTIME SYSTEMS; SYSTEM LEVEL OPTIMIZATION; SYSTEM LEVELS; SYSTEM SOFTWARES; TASK ALLOCATION; VLSI DESIGN;

ELECTRIC NETWORK TOPOLOGY; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; LAKES; MULTIPROCESSING SYSTEMS; OPTIMIZATION; QUALITY ASSURANCE; REAL TIME SYSTEMS;

FAULT TOLERANCE;

EID: 70350604249     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1531542.1531573     Document Type: Conference Paper

References (17)

1. S. Borkar, "Thousand Core Chips- A Technology Perspective", in Proc. of DAC, 2007, pp.746-749.
2. W.L.Hung, et. al. "Thermal-Aware Task Allocation and Scheduling for Embedded Systems" in Proc. of DATE, 2005, pp. 898-899.
3. Wei-Lun. Hung, et. al. "Thermal-Aware Floorplanning Using Genetic Algorithms", in Proc. of ISQED, 2005, pp. 634-639.
4. S. Murali, A. Mutapcic, et. al., "Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization" in Proc. of CODES+ISSS'07, Salzburg, Austria, pp. 111-116.
5. S. Murali and G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures", in Proc. of DATE,2004, pp. 896-901.
6. V. Suhendra, C. Raghavan and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for MPSoC architectures", in Proc. of CASES 2006, pp. 401-410.
7. A. K. Coskun, T. Simunic and K. Whisnant, "Temperature Aware Task Scheduling in MPSoCs", in Proc. of DATE, 2007, pp. 49-54.
8. P. K. F. Hölzenspies, J. L. Hurink, et. al, "Run-time spatial mapping of streaming applications to a heterogeneous multi-processor systemon-chip", in Proc. of DATE, 2008, pp. 212-217.
9. E. W. Briao, D. Barcelos and F. R. Wagner, "Dynamic Task Allocation Strategies in MPSoC for Soft Real-time Applications", in Proc. of DATE, 2008, pp. 1386-1389.
10. C-L. Chou and R. Marculescu. "User-Aware Dynamic Task Allocation in Networks-on-Chip", in DATE, 2008, pp. 1232-1237.
11. S. Kumar, C. J. Hughes and A. Nguyen, "Carbon: Architectural Support for Fine-Grained Parallelism on Chip Multiprocessors", in Proc. of ISCA, 2007, pp. 162-173.
12. E. Ipek et. al., "Core Fusion: Accommodating Software Diversity in Chip Multiprocessors", in Proc. of ISCA, 2007, pp. 186-197.
13. A.Das and D.Grosu, "A Combinatorial Auction-Based Protocols for Resource Allocation in Grids", in Proc. of IPDPS, 2005.
14. D.P. Bertsekas, "Auction algorithms for network flow problems: A tutorial introduction", in Journal of Computational Optimization and Applications, Springer, Vol.1, No.1, October 1992, pp. 7-66.
15. T. Theocharides, M. K. Michael, M. Polycarpou and A. Dingankar, "A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures", in Proc. of ISVLSI, 2008, pp.99-104.
16. Intel Integrated Performance Primitives, http://www.intel.com, September 2008.
17. Open Cores, http://www.opencores.org, September 2008.