3-Dimensional VLSI: A 2.5-Dimensional integration scheme

3-Dimensional VLSI: A 2.5-Dimensional Integration Scheme

Volumn , Issue , 2010, Pages 1-190

  Deng, Yangdong ^a   Maly, Wojciech P ^b  

^a TSINGHUA UNIVERSITY   (China)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84885722026     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-3-642-04157-0     Document Type: Book

References (215)

1. NVidia Corporate, [online]. Available: http://www.nvidia.com/page/home. html.
2. J. M. Rabaey. Wireless beyond the third generation-facing the energy challenge. In: Proc. Int'l Symposium of Low Power Electronic Devices, 2001, pp. 1-3. (Pubitemid 32806519)
3. J. D. Plummer, M. D. Deal, P. B. Griffin. Silicon VLSI technology. Prentice Hall, New Jersey, 2000, Ch. 1.
4. W. Maly. IC design in high-cost nanometer-technologies era. In: Proc. Design Automation Conf, 2001, pp. 9-14. (Pubitemid 32840918)
5. M. Ooishi. TSMC Takes Lead in 45 nm IC Mass Production. Nikkei Electronics Asia, July 2007, [online]. Available: http://techon.nikkeibp.co.jp/ article/HONSHI/20070626/134824/.
6. M. LaPedus. Foundries face obstacle course in 45 nm race. EE Times Asia, May, 2007, http://www.eetasia.com/ART-8800464631-480100-NT-d25bb9ea.HTM.
7. A. Matsuzawa. RF-SoC-expectations and required conditions. IEEE Trans. on Microwave Theory and Techniques, Vol. 50Jan. 2002, pp. 245-253.
8. J. Hennessy, D. Patterson. Computer architecture: a quantitative approach. Third edition, Ch. 5 Morgan Kaufmann, San Francisco, CA, 2002.
9. D. Burger, J. Goodman. Memory bandwidth limitations of future microprocessors. In: Proc. 23rd Int'l Symposium on Computer Architecture, May 1996, pp. 78-89.
10. S. Rusu, et al. A 1.5-GHz 130-nm Itanium 2 processor with 6-MB on-die L3 cache. IEEE Journal of Solid-State Circuits, Vol. 38, Nov. 2003, pp. 1887-1895.
11. G. Purvis. Demands on 3G memory set to soar. Wirelessweb, [online]. Available: http://wireless.iop.org/articles/feature/2/6/2/1.
12. D. Keitel-Schulz, N. When. Embedded DRAM development: Technology, physical design, and application issues. IEEE Design & Test of Computers, May 2001, pp. 7-15. (Pubitemid 32450676)
13. N. When, S. Hein. Embedded DRAM architectural trade-offs. In: Proc. Design, Automation and Test Europe, 1998, pp. 704-708.
14. W. Maly, et al. Smart-substrate multichip-module systems. IEEE Design & Test of Computers, Vol. 11, Summer 1994, pp. 64-73.
15. A. Gattiker, W. Maly. Smart substrate MCMs. Journal of Electronic Testing Theory and Applications (JETTA), Vol. 10, 1997, pp. 39-53. (Pubitemid 127508002)
16. W. Maly. Prospects for WSI: a manufacturing perspective. IEEE Computer, Feb. 1992, pp. 39-53.
17. S. Kawamura, N. Sasaki, T. Iwai, M. Nakano, M. Takagi. Three-dimensional CMOS ICs fabricated by using beam recrystallization. IEEE Electron Device Lett., Vol. EDL-4, Oct. 1983, pp. 366-368. (Pubitemid 14490875)
18. M. Nakano. 3-D SOI/CMOS. In: Proc. Int'l Electronic Device Meeting, 1984, pp. 792-795.
19. S. Kawamura, N. Sasaki, T. Iwai, M. Nakano, M. Takagi. Three-dimensional CMOS ICs fabricated by using beam recrystallization. IEEE Electron Device Lett., Vol. EDL-4, Oct. 1983, pp. 366-368. (Pubitemid 14490875)
20. K. Banerjee, S. J. Souri, P. Kapur, K. C. Saraswat. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, Vol. 89, 2001, pp. 602-633.
21. V. Subramanian, M. Toita, N. R. Ibrahim, S. J. Souri, K. C. Saraswat. Low-leakage Germanium-seeded laterally-crystallized single-grain 100 nm TFTs for vertical integration applications. IEEE Electron Device Lett., Vol. 20, Jul. 1999, pp. 341-343.
22. G. W. Neudeck, S. Pae, J. P. Denton, T. Su. Multiple layers of silicon-on-insulator for nanostructure devices. J. Vac. Sci. Technol. B, Vol. 17, No. 3, 1999, pp. 994-998. (Pubitemid 129720875)
23. A. Heya, A. Masuda, H. Matsumura. Low-temperature crystallization of morphous silicon using atomic hydrogen generated by catalytic reaction on heated tungsten. Appl. Phys. Lett., Vol. 74, No.15, 1999, pp. 2143-2145. (Pubitemid 129310468)
24. T. H. Lee. A vertical leap for microchips. Scientific American, Jan. 2002. [Online]. Available: http://www.sciam.com/article.cfm?articleID=000BD05C- D352-1C6A-84A9809EC588EF21&sc=I100322.
25. M. Chan. The potential and realization of multi-layers three-dimensional integrated circuit. Int'l Solid-State and Integrated-Circuit Technology, 2001, 40-45.
26. S. A. Kuhn, M. B. Kleiner, P. Ramm, W. Weber. Performance modeling of the interconnect structure of a three-dimensional integrated RISC processor/cache system. IEEE Trans. On Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19, Nov. 1996, pp. 719-727. (Pubitemid 126814893)
27. S. A. Kuhn, M. B. Kleiner, P. Ramm, W. Weber. Performance improvement of the memory hierarchy of RISC-systems by application of 3-D technology. IEEE Trans. On Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19 No. 4, Nov. 1996, pp. 709-718. (Pubitemid 126814892)
28. K. W. Lee, T. Nakamura, T. Ono, Y. Yamada, T. Mizukusa, H. Hashmoto, K. T. Park, H. Kurino, M. Koyanagi. Three-dimensional shared memory fabricated using wafer stacking technology. In: Proc. Int'l Electronic Device Meeting, 2000, pp. 165-168.
29. M. Koyanagi, H. Kurino, Kang Wook Lee, K. Sakuma, N. Miyakawa, H. Itani. Future system-on-silicon LSI chips. IEEE Micro, Vol. 18, July-Aug. 1998, pp. 17-22.
30. S. Strickland, E. Ergin, D. R. Kaeli, P. Zavracky. VLSI design in the 3rd dimension. Integration: the VLSI Journal, Vol. 25/1, Sep. 1998, pp. 1-16. (Pubitemid 128410874)
31. S. M. Alam, D. E. Troxel, C. V. Thompson. A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits. In: Proc. Int'l Sym'm on Quality Electronic Design, 2002, pp. 246-251.
32. J.-Q. Lu, et al. A wafer-scale 3-D IC technology platform using dielectric bonding glues and copper damascene patterned inter-wafer interconnects. In: Proc. Int'l Interconnect Technology Conf., 2002, pp. 78-80.
33. H. B. Pogge. The next chip challenge: effective methods for viable mixed technology SoCs. In: Proc. Design Automation Conf., 2002, pp. 84-87.
34. K. W. Guarini, et al. Electrical integrity of state-of-the-art 0.13 mm SOI CMOS devices and circuits transferred for three-dimensional (3-D) integrated circuit (IC) fabrication. In: Proc. Int'l Electronic Device Meeting, 2002, pp. 943-945.
35. M. Ieong, et al. Three dimensional CMOS devices and integrated circuits. In: Proc. Custom Integrated Circuits Conf., 2003, pp/207-213.
36. B. Burari. Bridging the gap between the digital and real worlds: the expanding role of analog interface technologies. In: Proc. Solid-State Circuits Conference, 2003, pp. 30-35.
37. J. Mayega. 3-D direct vertical interconnect microprocessors test vehicle. In: Proc. Great Lakes Symposium on VLSI, 2003, pp. 141-146.
38. T. Mimura et al. System module: a new chip-to-chip module technology. In: Proc. Custom Integrated Circuits Conf., 1997, pp. 439-442.
39. Matrix Semiconductor. 3-D technology. [online]. Available: http://www.matrixsemi.com/index.shtml.
40. Ziptronix Inc. 3-D integration. [online]. Available: http://www. ziptronix.com/.
41. P. Lindner, V. Dragoi, T. Glinsner, C. Schaefer, R. Islam. 3-D Interconnect through aligned wafer level bonding. In: Proc. IEEE Electronic Components and Technology Conf., 2002, pp. 1439-1443. (Pubitemid 34692143)
42. R. Islam, C. Rrubaker, P. Lindner, C. Schaefer. Wafer level packaging and 3-D interconnect for IC technology. In: Proc. IEEE/SEMI Advanced Semiconductor Manufacturing Conf, 2002, pp. 212-217. (Pubitemid 34658800)
43. T. Suga, M. M. R. Howlader, T. Itoh. A new wafer-bonder of ultra-high prision using surface activated bonding (SAB) concept. In: Proc. IEEE Electronic Components and Technology Con., 2001, pp. 1013-1018. (Pubitemid 32883513)
44. Y. Zorian, E. J. Marinissen, S. Dey. Testing embedded-core based system chips. IEEE Computer, Jun. 1999, pp. 52-60.
45. N. Touba, B. Pouya. Using partial isolation rings to test core-based designs. IEEE Design & Test of Computers, Dec. 1997, pp. 52-59. (Pubitemid 127654531)
46. S. Koranne. Design of reconfigurable access wrappers for embedded core based SOC test. In: Proc. Int'l Symposium on Quality Electronic Design, 2002, pp. 106-111.
47. I. Ghosh, N. Jha, S. Dey. A low overhead design for testability and test generation techniques for core-based systems. In: Proc. Int'l Testing Conf, No. 1997, pp. 50-59.
48. M. Nicolaidis. IP for embedded robustness. In: Proc. Design, Automation and Test Europe, 2002, pp. 240-241.
49. R. Rajsuman. Testing a system-on-a-chip with embedded microprocessor. In: Proc. Int'l Testing Conf, 1999, pp. 499-508. (Pubitemid 30540096)
50. R. McConnell, R. Rajsuman. Test and repair of large embedded DRAMs I. In: Proc. Int'l Testing Conf, 2001, pp. 163-172. (Pubitemid 34064786)
51. R. McConnell, R. Rajsuman. Test and repair of large embedded DRAMs 2. In: Proc. Int'l Testing Conf, 2001, pp. 173-181. (Pubitemid 34064787)
52. W. Maly. Computer-Aided Design for VLSI Circuit Manufacturability. Proceedings of IEEE, Vol. 78, Feb. 1990, pp. 356-390.
53. W. Maly. Prospects for WSI: a manufacturing perspective. IEEE Computer, Feb. 1992, pp. 39-53.
54. N. A. Sherwani, Q. Yu, S. Badida. Introduction to multi-chip modules. Wiley-Interscience, Nov. 23, 1995, Ch. 1.
55. S. Kawamura, N. Sasaki, T. Iwai, M. Nakano, M. Takagi. Three-dimensional CMOS ICs fabricated by using beam recrystallization. IEEE Electron Device Lett., Vol. EDL-4, Oct. 1983, pp. 366-368. (Pubitemid 14490875)
56. W. Maly. Computer-Aided Design for VLSI Circuit Manufacturability. Proceedings of IEEE, Vol. 78, Feb. 1990, pp. 356-390.
57. W. Maly. Feasibility of Large Area Integrated Circuits. In: Wafer Scale Integration, edited by E.E. Swartzlander, Jr., published by Kluwer Academic Publishers, Boston, 1989.
58. S. Peng, R. Manohar. Yield enhancement of asynchronous logic circuits through 3-dimensional integration technology. In: Proc. 16th ACM Great Lakes Symposium on VLSI, 2006, pp. 159-164. (Pubitemid 44729239)
59. M. Nakano. 3-D SOI/CMOS. In: Proc. Int'l Electronic Device Meeting, 1984, pp. 792-795.
60. S. Kawamura, N. Sasaki, T. Iwai, M. Nakano, M. Takagi. Three-dimensional CMOS ICs fabricated by using beam recrystallization. IEEE Electron Device Lett., Vol. EDL-4, Oct. 1983, pp. 366-368. (Pubitemid 14490875)
61. K. Banerjee, S. J. Souri, P. Kapur, K.C. Saraswat. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, Vol. 89, 2001, pp. 602-633.
62. V. Subramanian, M. Toita, N. R. Ibrahim, S. J. Souri, K. C. Saraswat. Low-leakage Germanium-seeded laterally-crystallized single-grain 100 nm TFTs for vertical integration applications. IEEE Electron Device Lett., Vol. 20, Jul. 1999, pp. 341-343.
63. G. W. Neudeck, S. Pae, J. P. Denton, T. Su. Multiple layers of silicon-on-insulator for nanostructure devices. J. Vac. Sci. Technol. B, Vol. 17, no. 3, 1999, pp. 994-998. (Pubitemid 129720875)
64. A. Heya, A. Masuda, H. Matsumura. Low-temperature crystallization of morphous silicon using atomic hydrogen generated by catalytic reaction on heated tungsten. Appl. Phys. Lett., Vol. 74, No.15, 1999, pp. 2143-2145. (Pubitemid 129310468)
65. T. H. Lee. A vertical leap for microchips. Scientific American, Jan. 2002. [Online]. Available: http://www.sciam.com/article.cfm?articleID=000BD05C- D352-1C6A-84A9809EC588EF21&sc=I100322.
66. M. Chan. The potential and realization of multi-layers three-dimensional integrated circuit. Int'l Solid-State and Integrated-Circuit Technology, 2001, 40-45.
67. S. A. Kuhn, M. B. Kleiner, P. Ramm, W. Weber. Performance modeling of the interconnect structure of a three-dimensional integrated RISC processor/cache system. IEEE Trans. On Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19, Nov. 1996, pp. 719-727. (Pubitemid 126814893)
68. S. A. Kuhn, M. B. Kleiner, P. Ramm and W. Weber. Performance improvement of the memory hierarchy of RISC-systems by application of 3-D technology. IEEE Trans. On Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, Vol. 19, No. 4, Nov. 1996, pp. 709-718. (Pubitemid 126814892)
69. K. W. Lee, T. Nakamura, T. Ono, Y. Yamada, T. Mizukusa, H. Hashmoto, K. T. Park, H. Kurino, M. Koyanagi. Three-dimensional shared memory fabricated using wafer stacking technology. In: Proc. Int'l Electronic Device Meeting, 2000, pp. 165-168.
70. M. Koyanagi, H. Kurino, Kang Wook Lee, K. Sakuma, N. Miyakawa, H. Itani. Future system-on-silicon LSI chips. IEEE Micro, Vol. 18, July-Aug. 1998, pp. 17-22.
71. S. Strickland, E. Ergin, D. R. Kaeli, P. Zavracky. VLSI design in the 3rd dimension. Integration: the VLSI Journal, Vol. 25(1), Sep. 1998, pp. 1-16. (Pubitemid 128410874)
72. S. M. Alam, D. E. Troxel, C. V. Thompson. A comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits. In: Proc. Int'l Sym'm on Quality Electronic Design, 2002, pp. 246-251.
73. J.-Q. Lu, et al. A wafer-scale 3-D IC technology platform using dielectric bonding glues and copper damascene patterned inter-wafer interconnects. In: Proc. Int'l Interconnect Technology Conf, 2002, pp. 78-80.
74. H. B. Pogge. The next chip challenge: effective methods for viable mixed technology SoCs. In: Proc. Design Automation Conf, 2002, pp. 84-87.
75. K. W. Guarini, et al. Electrical integrity of state-of-the-art 0.13 mm SOI CMOS devices and circuits transferred for three-dimensional (3-D) integrated circuit (IC) fabrication. In: Proc. Int'l Electronic Device Meeting, 2002, pp. 943-945.
76. M. Ieong, et al. Three dimensional CMOS devices and integrated circuits. In: Proc. Custom Integrated Circuits Conf, 2003, pp. 207-213.
77. B. Burari. Bridging the gap between the digital and real worlds: the expanding role of analog interface technologies. In: Proc. Solid-State Circuits Conference, 2003, pp. 30-35.
78. J. Mayega. 3-D direct vertical interconnect microprocessors test vehicle. In: Proc. Great Lakes Symposium on VLSI, 2003, pp. 141-146.
79. T. Mimura et al. System module: a new chip-to-chip module technology. In: Proc. Custom Integrated Circuits Conf., 1997, pp. 439-442.
80. Matrix Semiconductor. 3-D technology. [online]. Available: http://www.matrixsemi.com/index.shtml.
81. IC Knowledge. 2003 Unprobed Wafer Cost. [Online]. Available: http://www.icknowledge.com.
82. W. Maly, et al. Smart-substrate multichip-module systems. IEEE Design & Test of Computers, Vol. 11, Summer 1994, pp. 64-73.
83. J. Khare, H. T. Heineken, M. d'Abreu. Cost trade-offs in system on chip designs. In: Proc. 13th Conf. On VLSI Design, 2000, pp. 178-184. (Pubitemid 30573381)
84. D. Ammann, et al. CostAS-KGD process cost modeling. In: Proc. IEEE Innovative Systems in Silicon Conf, Oct. 1996.
85. C. Kozyrakis, et al. Hardware/compiler co-development for an embedded media processor. Proc. of IEEE, Vol. 89, Nov. 2001, pp. 1694-1709. (Pubitemid 33766645)
86. M. Adiletta, et al. The next generation of Intel IXP network processors. Intel Technology Journal, Vol. 6, Issue 3, on-line version.
87. RAMBUS Inc. 512/576 Mb 1066 MHz RDRAM datasheet (4i Independent Bank Architecture). [online]. Available: http://www.rambus.com/downloads/RDRAM1066. 512i.0117-030.pdf
88. R. Crisp. Direct RAMbus technology: the new main memory standard. IEEE Micro, Vol. 17, No. 6, Nov.-Dec. 1997, pp. 18-28.
89. B. Miller et al. Two high-bandwidth memory bus structures. IEEE Design and Test of Computers, Jan.-Mar., 1999, pp. 42-52.
90. RAMBUS Inc. RDRAM for small, high performance memory systems. [online]. Available: http://www.rambus.com/downloads/Value-Proposition-Networking.pdf.
91. J. Cong, Z. (D.) Pan. Interconnect performance estimation models for design planning. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, Vol. 20, No. 6, June 2001, pp. 739-752. (Pubitemid 32576324)
92. IC Knowledge. DRAM Trends. [online]. Available: http://www.icknowledge. com/trends/dram.html.
93. J. Stokes. Ars Technica RAM Guide, Part III: DDR DRAM and RAMBUS. [online]. Available: http://www.arstechnica.com/paedia/r/ram-guide/ram-guide. part3-1.html.
94. K. Itoh. VLSI memory chip design. Springer 2001, Ch. 3.
95. T. P. Haraszti. CMOS memory circuits. Kluwer Academic Publishers, pp.73-76.
96. H. Schmit, et al. PipeRench: a virtualized programmable datapath in 0.18)xm technology. In: Proc. Custom Integrated Circuits Conf, 2002, pp. 63-66.
97. N. Weste and K. Eshraghian. Principles of CMOS VLSI design. Addison-Wesley, 1993, Ch. 2.
98. Cadence. [online]. Available: http://www.cadence.com.
99. T. Mimura, et al. System module: a new chip-to-chip module technology. In: Proc. Custom Integrated Circuits Conf, 1997, pp. 439-442.
100. D. Burger, T. M. Austin. The simplescalar tool set version 2.0. Technical Report 1342, CS Department, University of Wisconsin, June 1997.
101. The Standard Performance Evaluation Corporation. SPEC CPU2000 V1.2. [online]. Available: http://www.spec.org/cpu2000/.
102. N. L. Binkert, L. R. Hsu, A. G. Saidi, R. G. Dreslinski, A. L. Schultz, S. K. Reinhardt. Performance analysis of system overheads in TCP/IP workloads. Parallel Architectures and Compilation Techniques 2005.
103. Geek.com. HP-Compaq/DEC-Alpha 21364 (EV7, EV79) Processor Table. [online]. Available: http://ww.geek.com/procspec/dec/21364.htm.
104. IXBT.com. Two methods for measuring memory latency on Intel Pentium 4 platform in RightMark memory analyzer-how to choose the right one? http://www.digit-life.com/articles2/cpu/rmma-p4-latency.html.
105. J. Hennessy, D. Patterson. Computer architecture: a quantitative approach. Morgan Kaufmann, San Francisco, CA, third edition, 2002, Ch. 5.
106. R. E. Matick, S. E. Schuster. Logic-based eDRAM: origins and rationale for use. IBM J. Research & Development, Vol. 49, No. 1, Jan. 2005, pp. 145-165. (Pubitemid 40242036)
107. C. Kim, D. Burger, S. W. Keckler. Nonuniform cache architectures for wire-delay dominated on-chip caches. IEEE Micro, Vol. 23, Nov.-Dec. 2003, pp. 99-107.
108. The Standard Performance Evaluation Corporation. SPEC CPU95. [online]. Available: http://www.spec.org/benchmarks.html.
109. R. E. Matick, T. J. Heller, M. Ignatowski. Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hierarchy using miss rates and queuing theory. IBM J. Research & Development, Vol. 45, No. 6, Nov. 2001, pp. 819-842. (Pubitemid 34012703)
110. D. Buss, et al. SOC CMOS technology for personal Internet products. IEEE Trans. On Electronics Devices, Vol. 50, No. 3, March 2003, pp. 546-556.
111. S. Das. Design automation and analysis of three-dimensional integrated circuits. Ph. D. dissertation, Department of Electrical and Computer Science, MIT, May 14, 2004.
112. S. K. Lim. Physical Design for 3D System-On-Package: Challenges and Opportunities. IEEE Design & Test of Computers, Vol. 22, No. 6, 2005, pp. 532-539. (Pubitemid 41715960)
113. S. Nakatake, et al. Module placement on BSG-structure and IC layout applications. In: Proc. of Int'l Conf Computer Aided Design, 1996, pp. 484-491.
114. A. E. Caldwell, A. B. Kahng, I. L. Markov. Can recursive bisection alone produce routable placements? In: Proc. Design Automation Conf, 2000, pp. 477-482.
115. J. Cong, P. Madden. Performance driven multi-layer general area routing for PCB/MCM designs. In: Proc. Design Automation Conf, June 1998, pp. 356-361.
116. S. R. Mraz. Dissecting the PS3 'Cell' architecture. PS3Insider, [online]. Available: http://www.ps3insider.com/modules.php?name=Content&pa= showpage&pid=3.
117. Magma Design Automation. The FixedTiming® methodology. [online]. Available: http://www.magma-da.com/c/@saRbjwTRmvDx6/Pages/fixedtiming.html.
118. Cadence. Encounter digital IC design platform. [online]. Available: http://www.cadence.com/products/digitalic/index.aspx.
119. R. Otten. Efficient floorplan optimization. In: Proc. Int'l Conf. on Computer Design, 1983, pp. 499-502.
120. D. F. Wong, C. L. Liu. Floorplan design of VLSI circuits. Algorithmica, 1989, pp. 263-291.
121. H. Murata, K. Fujiyoushi, M. Kaneko. VLSI/PCB placement with obstacles based on sequence-pair. In: Proc. of Int'l Symposium on Physical Design, 1997, pp. 26-31.
122. P.-N. Guo, C.-K Cheng, T. Yoshimura. An O-tree representation of non-slicing floorplan and its applications. In: Proc. Design Automation Conf, 1999.
123. X. Hong, et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan. In: Proc. of Int'l Conf. Computer Aided Design, 2000, pp. 8-12. (Pubitemid 32188488)
124. N. Sherwani. Algorithms for VLSI physical design automation. Kluwer Academic Publishers, 1999.
125. M. Sarrafzadeh, C. K. Wong. An introduction to VLSI physical design. McGraw-Hill Companies, 1996.
126. NVidia Corporate, [online]. Available: http://www.nvidia.com/page/home. html.
127. Y. Deng, P. Li. Temperature-Aware Floorplanning of 3-D ICs Considering Thermal Dependent Leakage Power. Journal of Low Power Electronics, Aug. 2006.
128. S. Nakatake, et al. Module placement on BSG-structure and IC layout applications. In: Proc. of Int'l Conf. Computer Aided Design, 1996, pp. 484-491.
129. M. Huang, F. Romero, A. Sangiovanii-Vincentelli. An efficient general cooling schedule for simulated annealing. In: Proc. of Int'l Conf. Computer Aided Design, 1986, pp. 281-384.
130. K. Kozminski. Benchmarks for layout synthesis. In: Proc. Design Automation Conf, 1991, pp. 265-270.
131. F. Y. Young, Chris C. N. Chu, M. L. Ho. A unified method to handle all kinds of placement constraints in general non-slicing floorplan. In: Proc. IEEE Asia South Pacific Design Automation Conf, 2002, pp. 661-667.
132. F. Y. Young, D. F. Wong. Slicing floorplans with range constraints. In: Proc. of Int'l Symposium on Physical Design, 1999, pp. 97-102.
133. F. Y. Young, D. F. Wong. Slicing floorplans with pre-placed modules. In: Proc. of Int'l Conf. Computer Aided Design, 1998, pp. 252-258.
134. P. Li, Y. Deng, L. Pileggi. Temperature-dependent optimization of cache leakage power dissipation. Proceedings of International Conference on Computer Design, 2005, pp.7-12. (Pubitemid 44362359)
135. Y. Cheng, C. Tsai, C. Teng, S. Kang. Electrothermal analysis of VLSI systems. Kluwer Academic Publishers, 2000.
136. T. Wang, C. Chen. 3-D thermal-ADI: a linear-time chip level transient thermal simulator. IEEE Trans. on Computer-Aided Des. Integrated Circuits System, 2002, Vol. 21, No. 12, pp. 1434-1445.
137. T. Chiang, K. Banerjee, K. Saraswat. Compact modeling and spice-based simulation for electrothermal analysis of multilevel ULSI interconnects. Proceedings of International Conference on Computer-Aided Design, 2001, pp.165-172. (Pubitemid 33148954)
138. H. Su, F. Liu, A. Devgan, E. Acar, S. Nassif Full chip leakage estimation considering power supply and temperature variations. Proceedings of Intl. Symp. Lower Power Electronics and Design, 2003, pp. 78-83.
139. P. Li, L. Pileggi, M. Asheghi, R. Chandra. Efficient full-chip thermal modeling and analysis. Proceedings of International Conference on Computer-Aided Design, 2004, pp. 319-326. (Pubitemid 40449253)
140. C. Tsai, S. Kang. Cell-level placement for improving substrate thermal distribution. IEEE Trans. Computer Aided Design Integrated Circuits System, 2000, Vol. 19, No. 2. pp. 253-266.
141. L. He, W. Liao, M. Stan. System level leakage reduction considering interdependence of temperature and leakage. Proceedings of Design Automation Conference, 2004, pp.12-17.
142. K. Skadron, M. R Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, D. Tarjan. Temperature-aware microarchitecture. Proceedings of International Symposium on Computer Architecture, 2003, pp. 2-13.
143. J. Cong, J. Wei, Y. Zhang. A thermal-driven floorplanning algorithm for 3D Ics. Proceedings of International Conference on Computer-Aided Design, 2004, pp.306-313. (Pubitemid 40449251)
144. J. Cong, Y. Zhang. Thermal-driven multilevel routing for 3-D Ics. Proceedings of Asia South Pacific Design Automation Conference, 2005, pp.121-126.
145. B. Goplen, S. S. Sapatnekar. Efficient thermal placement of standard cells in 3D ICs using a force directed approach. Proceedings of International Conference on Computer-Aided Design, 2003, pp.86-90.
146. P. Li. Critical path analysis considering temperature, power supply variations and temperature induced leakage. Proceedings of 2006 IEEE Intl. Symp. Quality Electronic Design, 2006.
147. Y. Saad. Iterative methods for sparse linear systems. SIAM, 2003.
148. S. R. Mraz. Dissecting the PS3 'Cell' architecture. PS3Insider. [online]. Available: http://www.ps3insider.com/modules.php?name=Content&pa= showpage&pid=3.
149. J. Kennedy, R. C. Eberhart. Swarm Intelligence. Morgan Kaufmann, 2001.
150. J. Williams. The art and science of analog circuit design. Newnes, 1st Edition, 1998.
151. A. E. Caldwell, A. B. Kahng, I. L. Markov. Can recursive bisection alone produce routable placements? In: Proc. Design Automation Conf., 2000, pp. 477-482.
152. C. Sechen, A. Sangiovanni-Vincentelli. The Timberwolf placement and routing package. IEEE J. Solid-State Circuits, Vol. SC-20, Apr. 1983, pp. 510-522.
153. J. M. Kleinhans, G. Sigl, F. M. Johannes, K. J. Antreich. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. on Computer Aided Design, Vol. 10, No. 3, 1991, pp. 365-365.
154. G. Sigl, K. Doll, F. M. Johannes. Analytical placement: a linear or a quadratic objective function? In: Proc. Design Automation Conf., 1991, pp. 427-432.
155. H. Chen, C.-K. Cheng, N.-C. Chou, A. B. Kahng. An algebraic multigrid solver for analytical placement with layout based clustering. In: Proc. Design Automation Conf., 2003, pp. 794-799.
156. A. E. Dunlop, B. W. Kernighan. A procedure for placement of standard-cell VLSI circuits. IEEE Trans. on Computer-Aided Design, Vol. CAD-4, No. 1, Jan. 1985, pp. 92-98.
157. F. M. Johannes, H. Eisenmann. Generic global placement and floorplanning. In: Proc. Design Automation Conf, 1998, pp. 269-274.
158. M. Wang, X. Yang, Majid Sarrafzadeh. Dragon2000: standard-cell placement tool for large industry circuits. In: Proc. of Int'l Conf. Computer Aided Design, 2000.
159. M. R. Hartoog. Analysis of placement procedures for VLSI standard cell layout. In: Proc. Design Automation Conf, 1986, pp. 314-319.
160. Sun Micro PicoJava Benchmark. [online]. Available: http://www.sun.com/ processors/communitysource.
161. Dragon Placement benchmark. [online]. Available: http://www.cs.ucla.edu/ ~xjyang/Dragon/.
162. K. Kozminski. Benchmarks for layout synthesis. In: Proc. Design Automation Conf, 1991, pp. 265-270.
163. Synopsys Inc. Design compiler user guide. 1999.10.
164. C. Alpert. The ISPD circuit benchmark suite. In: Proc. Int'l Symposium on Physical Design, 1998, pp. 80-85.
165. STMicroelectronis. [online] Available: http://www.st.com.
166. G. Chen, S. Sapatnekar. Partition driven standard cell thermal placement. Proc. of Int'l Conf. on Physical Design, 2003, pp. 75-80.
167. B. Obermeier, F. M. Johannes. Temperature-aware global placement. Proc. of Asia South Pacific Design Automation, 2004, pp. 143-148.
168. Y. W. Heo, A. Yoshida, R. Groover. Advances in 3-D packaging-trends and technologies for multi-chip die and package stack. VLSI Packaging Workshop of Japan, 2002.
169. M. Kada. The dawn of 3-D packaging a system-in-package (SIP). Sharp Electronics Corp. White Paper. [online]. Available: http://www.sharpsma.com/pub/ productfocus/publications/memory/tec-whitepaper-dawn-of-3-D-pkgs.pdf.
170. M. M. Santoyo. 3-D packing helps create small, powerful, and out of this world consumer devices. Electronics Journal, Nov./Dec. 2001, pp. 33-36.
171. Intel Corporation. Intel stack Chip Scale Packaging products. Intel Flash Memory Home. [online]. Available: http://www.intel.com/design/flcomp/prodbref/ 298051.htm.
172. G. Desoli, E. Filippi. An outlook on the evolution of mobile terminals: from monolithic to modular multi-radio, multi-application platforms. IEEE Circuits and Systems Magazine, 2nd Quarter, 2006, pp. 17-29. (Pubitemid 44121546)
173. G. Purvis. Demands on 3G memory set to soar. Wirelessweb. [online]. Available: http://wireless.iop.org/articles/feature/2/6/2/1.
174. M. Ieong, et al. Three dimensional CMOS devices and integrated circuits. In: Proc. Custom Integrated Circuits Conf, 2003, pp 207-213.
175. NVidia Corporation. [online]. Available: http://www.nvidia.com.
176. Area3-D.net. Graphics chip table-reference. [online]. Available: http://www.area3-D.net/overview.php.
177. Plasma online. identify NVidia chips. [online]. Available: http://www.plasma-online.de/index.html?content=http%3A//www.plasma-online.de/ english/identify/picture/nvidia.html.
178. M. Taylor, et al. The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs. IEEE Micro, March 2002, pp. 25-35. (Pubitemid 34434061)
179. K. Mai, et al. Smart memories: a modular reconfigurable architecture. In: Proc. The 27th Annual Int'l Symposium on Computer Architecture, 2000, pp. 161-171.
180. R. Nagarajan, K. Sankaralingam, D. Burger, W. Keckler. A design space evaluation of grid processor architectures. In: Proc. The 34th Int'l Symposium on Microarchitecture, 2001, pp. 40-51. (Pubitemid 34086853)
181. D. Buss, et al. SOC CMOS technology for personal Internet products. IEEE Trans. On Electronics Devices, Vol. 50, No. 3, March 2003, pp. 546-556.
182. Texas Instruments. TCS4105 UMTS Reference Design. [online]. Available: http://focus.ti.com/docs/apps/catalog/general/applications.jhtml?templateId= 1108&path=templatedata/cm/general/data/wirechipsetumtsrefdesign.
183. IEEE 802.11. LAN/MAN wireless LANS. [online]. Available: http://standards.ieee.org/getieee802/802.11.html.
184. IEEE 802.16. LAN/MAN Broadband Wireless LANS. [online]. Available: http://standards.ieee.org/getieee802/802.16.html.
185. K. Hansen. Wireless RF design challenges. In: Proc. IEEE Radio Frequency Integrated Circuits Symposium, 2003, pp. 3-7.
186. DAC Panel. Mixed signals on mixed-signal: the right next technology. In: Proc. Design Automation Conf., 2003, pp. 278-279.
187. A. Springer, L. Maurer, R. Weigel. RF system concepts for highly integrated RFICs for W-CDMA mobile radio terminals. IEEE Trans. On Microwave Theory and Techniques, Vol. 50, No. 1, Jan. 2002, pp. 254-267.
188. L. E. Larson. Silicon technology tradeoffs for radio-frequency/mixed- signal system-on-a-chip. IEEE Trans. On Electron Devices, Vol. 50, No. 3, March 2003, pp. 683-699.
189. J. Sevenhans, F. O. Eynde, P. Reusens. The silicon radio decade. IEEE Trans. On Microwave Theory and Techniques, Vol. 50, No. 1, Jan. 2002, pp. 235-244.
190. J. D. Cressler. SiGe HBT technology: a new contender for Si-based RF and microwave circuit applications. IEEE Trans. On Microwave Theory and Techniques, Vol. 46, No. 5, May 1998, pp. 572-589. (Pubitemid 128738711)
191. D. Y. C. Lie, et al. RF-SoC: low-power single-chip design using Si/SiGe BiCMOS technology. In: Proc. Int'l Conf. on Microwave and Millimeter Wave Technology, 2002, pp. 30-37.
192. K. Lim, et al. RF-System-On-Package (SOP) for wireless communications. IEEE Microwave Magazine, March 2002, pp. 88-99.
193. V. Sundaram, et al. Digital and RF integration in System-on-a-Package (SOP). In: Proc. Electronic Components and Technology Conf, 2002, pp. 646-650. (Pubitemid 34692012)
194. S. Donnay, et al. Chip-package codesign of a low-power 5-GHz RF front end. Proc. of IEEE, Vol. 88, No. 10, Oct. 2000, pp. 1583-1597.
195. R. J. Zavrel Jr., S. Bantas, S. A. Helic, R. Wood. Integration of silicon with passive devices yields advantages in wireless design. High Frequency Electronics, May 2003, pp. 56-61.
196. D. J. Mathews, M. P. Gaynor. RF System in Package: Considerations, Technologies and Solutions. Chip Scale Review, Jul. 2003.
197. C.-C. Hsieh, C.-Y. Wu, F.-W. Jih, T.-P. Sun. Focal-plane-arays and CMOS readout techniques of infrared imaging systems. IEEE Trans. Circuits and Systems for Video Technology, Vol. 7, No. 4, Aug. 1997, pp. 594-605. (Pubitemid 127765223)
198. E. Fossum. CMOS image sensors: electronic camera-on-a-chip. IEEE Trans. On Electronic Devices, Oct. 1997, pp. 1689-1698. (Pubitemid 127764704)
199. W. Mandl, J. Kennedy, M. Chu. MOSAD IR focal plane per pixel A/D development. SPIE Proceedings, Vol. 2745, Apr. 1996.
200. J. J. Niewadomski, B. S. Carlson. CMOS read-out IC with op-amp pixel amplifier for infrared focal plane arrays. In: Proc. 10th IEEE Annual Int'l ASIC Conference and Exhibit, 1997, pp. 69-73.
201. R. Reuss. Mission specific processing (MSP). DARPA TTO Program Review. [online]. Available: http://microsys6.engr.utk.edu/~bouldin/darpa/msp-public. pdf.
202. Q. Lin. private communication.
203. K. Banerjee, S. J. Souri, P. Kapur, K. C. Saraswat. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE, Vol. 89, 2001, pp. 602-633.
204. T. Sudo, et al. Electromagnetic Interference (EMI) of System-on-Package. IEEE Trans. on Advanced Packaging, Vol. 27, No. 2, May 2004, pp. 304-314.
205. S. Borkar, et al. Design and reliability challenges in nanometer technologies. In: Proc. Design Automation Conf, DAC 2004, pp. 75.
206. S. Borkar, et al. Parameter variations and impact on circuits and microarchitecture. In: Proc. Design Automation Conf, DAC 2003, pp. 338-342.
207. SystemC community. http://www.systemc.org/.
208. J. Hu, Y. Deng, R. Marculescu. System level point-to-point communication synthesis using floorplanning information. In: Proc. Asian and South Pacific-DAC/VLSI Conf., 2002, pp. 573-579.
209. A. Jerraya, W. Wolf. Multiprocessor Systems-on-Chips. Morgan Kaufmann, Oct. 2004.
210. B. Bailey, G. Martin, A. Piziali. ESL design and verification. Morgan Kaufmann Publishers, 2007.
211. J. Sharp, J. Bierschenk, H. B. Lyon. Overview of solid-state thermoelectric refrigerators and possible applications to on-chip thermal management. Proceedings of the IEEE, Vol. 94, No. 8, Aug. 2006, pp. 1602-1612.
212. H. Qian, S. R. Nassif, S. S. Sapatnekar. Power Grid Analysis using Random
213. C. Maxfield. Got system-level synthesis? [online]. Available. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=60402139. EE Times, 02/18/2005.
214. Magma Design Automation. The FixedTiming methodology. [online]. Available: http://www.magma-da.com/c/@saRbjwTRmvDx6/Pages/fixedtiming.html.
215. Encounter Digital IC Design Platform Cadence http://www.cadence.com/ products/digitalic/index.aspx.