ESL Design and Verification

ESL Design and Verification

Volumn , Issue , 2007, Pages

  Martin, Grant ^a   Bailey, Brian ^b   Piziali, Andrew ^c   Burton, Mark ^d   Greenbaum, Jack ^d   Hashmi, Kamal ^e   Haverinen, Anssi ^f   Lavagno, Luciano ^g,h   Meredith, Michael ⁱ   Murray, Bill ^d   Oliver, Ian ^d   Passerone, Claudio ^g   Sanguinetti, John ^d   Schäfer, Florian ^d  

^a Tensilica Inc   (United States)

^b Poseidon Design Systems   (United States)

^c Cadence Designs Systems   (United States)

^d GreenSoCs ^*

^e Spiratech Ltd   (United Kingdom)

^f 3G Wireless Technology   (United States)

^g POLITECNICO DI TORINO   (Italy)

^h LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

ⁱ Forte Design System   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84882298906     PISSN: None     EISSN: None     Source Type: Book    
DOI: None     Document Type: Book

References (363)

1. Maniwa T. Focus report: Electronic system-level (ESL) tools: A bolt-on to RTL or a new methodology?. Chip Design Magazine 2004, 17-21. April-May.
2. Smith G., Nadamuni D., Balch L., Wu N. Market trends: Electronic design automation, worldwide, 2005, Gartner/Dataquest 2005, 5 December ID No. G00136302.
3. Gary Smith, private communication to Andrew Piziali, September, 25, 2006.
4. Electronic system level available at, Accessed July 5, 2006. http://www.en.wikipedia.org/wiki/Electronic_system_level.
5. Bailey B., Martin G., Anderson T. Taxonomies for the Development and Verification of Digital, Systems 2005, Springer Science+Business Media, New York.
6. Pursley D.J. Metrics-based behavioral design: A methodology for quickly realizing high quality hardware for signal processing applications. Embedded Systems Conference 2005, March.
7. Zarrinfar F., Salefski B., Simon S. Accelerating processor-based systems. FPGA Programm. Logic J. 2005, Available at January 18. http://www.fpgajournal.com/articles_2005/20050_118_poseidon.htm.
8. http://www.webster.dictionary.net/d.aspx?w=taxonomy.
9. Malin J.T. Using hybrid modeling for testing intelligent software for lunar-Mars closed life support. JOM-e 1999, 51(9). Available at. http://www.tms.org/pubs/journals/JOM/9909/Malin/Malin/9909.html#ToC3.
10. International Business Strategies, Inc. Analysis of the Relationship Between EDA Expenditures and Competitive Positioning of IC Vendors for 2003 20003, Available at. http://www.edac.org/downloads/04_05_28_IBS_Report.pdf.
11. NEC says parallelizing processor cuts time, cost. EETimes 2005, Available December 19. http://www.eetimes.com/nemi/showArticle.jhtml;jsessionid=5FYG2MSZDYDM2QSNDLPSKH0CJUNN2JVN?articleID=175006636.
12. Krasner J., Embedded Market Forecasters Embedded Software Development Issues and Challenges: Failure Is NOT an Option-It Comes Bundled with the Software 2003, Available at July, Embedded Market Forecasters. http://www.embeddedforecast.com/emf_esdi&c.pdf.
13. Rhines W.C. DVCon 2005 presentation: Verification discontinuities in the nanometer age 2005, February.
14. Stollon N., Leatherman R. Integrating on chip debug instrumentation and EDA verification tools. DesignCon East 2005, Available at September. http://www.f.com/pdfs/DesignCon%20East%202005_FS2_ID1202_final.pdf.
15. Clouard A., Jain K., Ghenassia F., Maillet-Contoz L., Strassen J.-P. STMicroelectronics, Using transactional level models in a SoC design flow. SystemC: Methodologies and Applications 2003, 29-63. Kluwer Academic Publishers, Dordrecht, The Netherlands. W. Müller, W. Rosenstiel, J. Ruf (Eds.).
16. Creamer M. Nine reasons to adopt SystemC ESL design. EETimes 2004, Available at September 16. http://www.eetimes.com/news/design/showArticle.jhtml?articlelD=47212187.
17. Ghenassia F. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems 2005, Springer, Dordrecht, The Netherlands.
18. Hellestrand G.R. The revolution in systems engineering. IEEE Spectrum 1999, 36(9):43-51.
19. Magnusson P.S., Embedded Systems Design Simulating and debugging multicore behavior. Embedded.com 2006, Available at February 28. http://www.embedded.com/showArticle.jhtml?articleID=180206405.
20. Pasricha S., STMicroelectronics, Ltd. Transaction level modeling of SOC with SystemC 2.0. Synopsys User Group Conference (SNUG) 2002, Available at. http://www.ics.uci.edu/~sudeep/publications/SnugPDF2002.pdf.
21. Agilent Technologies, Agilent Ptolemy Simulator 2003, Available at. http://eesof.tm.agilent.com/products/e8823a/new.html#product_information.
22. Cadence Ships Cierto VCC Environment for HW/SW Co-design and Reports Customer Successes. BusinessWire 2000, Available at January 10th. http://www.findarticles.com/p/articles/mi_m0EIN/is_2000_Jan_10/ai_58502315.
23. UC Irvine's Center for Embedded Computer Systems completes reference compiler for SpecC design language 2001, Available at June 4. http://www.ics.uci.edu/~specc/SCRC_PR_0504.html.
24. The Donald O.Pederson Center for Electronic Systems Design A framework for hardware-software co-design of embedded systems Available at. http://embedded.eecs.berkeley.edu/Respep/Research/hsc/abstract.html.
25. Gerstlauer A. The SpecC methodology 2001, Available at, (Click on the "Download" link for "SpecC Methodology."), Center for Embedded Computer Systems, University of California, Irvine. http://www.ics.uci.edu/~specc/methodology.pdf.
26. Goering R. ESI, tools: Are EDA giants in the game?. EETimes 2004, Available at September 13. http://www.eetimes.com/news/design/showArticle.jhtml;jsessionid=WPGLNLDE1WKAQSNDBCSKH0CJUMEKJVN?articleID=47204415.
27. Grötker T., Liao S., Martin G., Swan S. System Design with SystemC 2002, Kluwer Academic Publishers, Dordrecht, The Netherlands.
28. Hellestrand G.R. Designing system on a chip products using systems engineering tools. Proceedings of the International Symposium on Circuits and Systems, 1999 1999, vol. 6:468-473. July.
29. HP rolls out new digital signal processing software to provide the industry's most comprehensive design solution 1997, Press Release, Available at. http://ptolemy.berkeley.edu/archive/hp_press.htm.
30. IEEE 1666 Standard System C Language Reference Manual 2005, IEEE Standard no. 1666-2005. Available at. http://shop.ieee.org/ieeestore/Product.aspx?product_no=SS95505.
31. Lajolo M., Lavagno L., Rebaudengo M., Sonza Reorda M., Violante M. Evaluating system dependability in a co-design framework. Proceedings of DATE 2000 2000, 586-590. Available at. http://date.eda.online.co.uk/proceedings/papers/2000/date00/pdffiles/08d_1.pdf.
32. Martin G., Brunel J.Y. Platform-based co-design and co-development: Experience methodology and trends. Electronic Design Process Workshop 2002, Available at. http://www.eda.org/edps/edp02/PAPERS/edp02_s3_3.pdf.
33. O'Rourke B., Wisniewski S., Demmeler T., Giusto P. Rapid prototyping of automotive communication protocols. 12th IEEE International Workshop on Rapid System Prototyping (RSP'01) 2001, 64-69. Available at, PowerPoint slides at. http://www.rsp.workshop.org/History/slide01/s3p2.pdf.
34. The Ptolemy Project, Center for Hybrid and Embedded Software Systems, University of California, Berkeley Available at. http://ptolemy.berkeley.edu/.
35. Santarini M. Cadence halts sales of Cierto VCC co-design tool. EETimes 2002, Available at March 19. http://www.eetimes.com/story/OEG20020319S0025.
36. Scheffer L., Lavagno L., Martin G. Electronic Design Automation for Integrated Circuits Handbook, vol. EDA for IC System Design and Testing 2006, 3.9-3.10. Taylor & Francis/CRC Press, Boca Raton, FL.
37. Scheffer L., Lavagno L., Martin G. Electronic Design Automation for Integrated Circuits Handbook, vol. EDA for IC System Design and Testing 2006, 9.34-9.36. Taylor & Francis/CRC Press, Boca Raton, FL.
38. Sentovich E.M., Singh K.J., Lavagno L., Moon C., Murgai R., Saldanha A., Savoj H., Stephan P.R., Brayton R.K., Sangiovanni-Vincentelli A.L. SIS: A System for Sequential Circuit Synthesis, Technical Report no. UCB/ERL M92/41 1992, May, Electronics Research Laboratory, University of California, Berkeley.
39. Shanmugan K.S., LaRue W.W., Komp E., McKinley M., Minden G.J., Frost V.S. Block-oriented network simulator (BONeS). IEEE Global Telecommunications Conference, November 28-December 1, 1988 1988, vol. 3:1679-1684.
40. Smith G., Nadamuni D., Balch L., Wu N. Market trends: Electronic design automation, worldwide, 2005, Gartner/Dataquest. ID No. G00136302 2005, 5 December.
41. Arnout G., Brophy D. SystemC and System Verilog: Designing SoC together 2004, Available at. http://www.systemc.org/web/events/DAC_2004.html.
42. Cataldo A., Goering R. Japanese propose system-level lingua franca. EETimes, 1999, Available at November 12. http://www.eetimes.com/stoiry/OEG19991112S0017.
43. Chang H., Cooke L., Hunt M., Martin G., McNelly A., Todd L. Surviving the SOC Revolution: A Guide to Platform Design 1999, Kluwer Academic Publishers, Dordrecht, The Netherlands.
44. Goering R. SpecC consortium gloats at SystemC turmoil. EETimes 2001, Available at June 6. http://www.eetimes.com/story/OEG20010606S0074.
45. IEEE ratifies SystemC 2.1 standard for system-level chip design Available at. http://www.ieee.org/portal/site/iportals/template.pageController?pagelD=announcement_popup&file=membport/announcements/standard_1666.xml&xsl=iportalsAnnouncement.xsl&type=updates.
46. Maxfield C. Single, multiple, and reconfigurable processors 2006, Available at. http://www.diycalculator.coin/sp/compuniverse.shtml.
47. Sonics, Nokia, Texas Instruments MIPS and UMC launch OCP-IP to standardize IP core socket interface 2001, Press Release, Available at December 3. http://www.ocpip.org/pressroom/releases/2001_2002/launch_120301.
48. Open Core Protocol International Partnership releases OCP SystemC Channel 2.1.1. and methodology white paper 2005, Available at August 9. http://www.ocpip.org/pressroom/releases/2005_Press_Releases/systemC2.1.1/.
49. The Open SystemC Initiative announces availability of the SystemC transaction-level modeling standard with broad industry support 2005, http://www.systemc.org/projects/sitedocs/document/SystemC_2.1_LRM_announcement/en/1.
50. SpecC Technology Open Consortium Available at. http://www.specc.gr.jp/eng/index.htm.
51. Center for Embedded Computer Systems, Microelectronic Embedded Systems Laboratory Design flow through the SPARK framework 2003, Available at, University of California, San Diego. http://mesl.ucsd.edu/spark/methodology.shtml.
52. Gartner/Dataquest Embedded software development tools: Trough of disillusionment 2004, January.
53. Gockenbach M.S. A Practical Introduction to MATLAB (Updated for Matlab 5) 1999, Available at, Michigan Technological University, Houghton, MI. http://www.math.mtu.edu/~msgocken/intro/intro.html.
54. Goering R. Behavioral breakthrough promised by Meropa. EETimes 1998, Available at June 29. http://www.eet.com/dac98/news_behavorial.html.
55. Gupta S., Dutt N., Gupta R., Nicolau A. A high-level synthesis framework for applying parallelizing compiler transformations. VLSI Design, 2003. Proceedings: 16th International Conference on VLSI Design 2003, 461-466.
56. Gupta S., Gupta R.K., Dutt N.D., Nicolau A. SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits 2004, Kluwer Academic Publishers, Dordrecht, The Netherlands.
57. Gupta S., Resume Available at. http://www.4bearsonline.com/sumitg/SumitResume.pdf.
58. Kathail V. Creating power-efficient application engines for SoC designs 2005, Available at, SOCCentral. http://soccentral.com/results.asp?CatlD=488&EntrylD=11392.
59. Knapp D. Behavioral Synthesis 1996, Prentice-Hall, Englewood Cliffs, NJ.
60. MacMillen D., Butts M., Camposano R., Hill D., Williams T.W. An industrial view of electronic design automation. IEEE Trans. Comput.-Aided Des. 2000, 19(12):1428-1448. Available at. http://www.synopsys.com/news/pubs/present/indusview_macmillen.pdf.
61. Scheffer L., Lavagno L., Martin G. Electronic Design Automation for Integrated Circuits Handbook, vol. EDA for IC System Design and Testing 2006, 11.11-11.17. Taylor & Francis/CRC Press, Boca Raton, FL.
62. Smith S., Black D. Pushing the limits with behavioral compiler. Synopsys User Group Meeting 1999, Available at March. http://www.synopsys.com.
63. Apple Computer designs interactive TV set-top box ASIC with behavioral compiler 2001, http://www.synopsys.com/products/success/apple_synop.html.
64. Bruce G., Taylor R. Speed SoC software with coprocessor synthesis. Chip Design Magazine 2005, Available at February/March. http://www.chipdesignmag.com/display.php?articleld=66.
65. CoWare Customer Success Infineon Technologies slashes design customization time by 50% using the LISATek automated embedded processor design environment Available at. http://www.coware.com/PDF/SUCCESS/INFINEON.PDF.
66. CoWare Customer Success STMicroelectronics slashes software tool development time by 4× to 5× using the LISATek automated embedded processor design environment 2004, Available at June. http://www.coware.com/PDF/SUCCESS/LISATEKSTM.PDF.
67. Philips' CoolFlow ultra low power DSP designed with Target Compiler: Technologies Chess/Checkers toolsuite. DSP Valley Newsletter 2003, Available at April. http://www.retarget.com/doc/dspvalley/newsletter.
68. Embedded Microprocessor Benchmark Consortium Certification reports 668 and 671 2005, Available at. http://www.eembc.org/.
69. Building ASIPs: The MESCAL Methodology 2005, Springer, Dordrecht, The Netherlands. M. Gries, K. Keutzer (Eds.).
70. Hoffman A. A methodology and tooling enabling application-specific processor design. Session EPD-605-Processors, Coprocessors, Accelerators: Synthesizing Algorithms into Hardware 2005.
71. Ienne P., Leupers R. Customizable Embedded Processors: Design Technologies and Applications 2006, Elsevier Morgan-Kaufman, Boston.
72. Rowen C., Leibson S. Engineering the Complex SoC 2004, Prentice-Hall PTR, Englewood Cliffs, NJ.
73. Stewart D. What do you do when the CPU doesn't deliver?. Chip Design Magazine 2006, Available at. http://www.chipdesignmag.com/display.php?articleld=362.
74. Target Compiler Technologies The Chess/Checkers Tool-Suite-Outline 2005, Available at. http://www.retarget.com/brfchschk.html.
75. Taylor R., Morgan P. Using coprocessor synthesis to accelerate embedded software. Session EPD-605-Processors, Coprocessors, Accelerators: Synthesizing Algorithms into Hardware 2005.
76. Cuomo Andrea, Advanced System Technology, STMicroelectronics The fundamental role of open systems in future applications. Fifth Real-Time Linux Workshop 2003, November 9-11.
77. Coumo Andrea, Advanced System Technology, STMicroelectronics Keynote at CODE+ISSS 2004, Stockholm, Sweden 2004.
78. Densmore D., Donlin A., Sangiovanni-Vincentelli A. FPGA architecture characterization for system level performance analysis. Design Automation and Test in Europe (DATE) 2006, Munich, Germany 2006, Available at March 6-10. http://www.gigascale.org/pubs/829.html.
79. Artemis Strategic Research Agenda 2005, ftp://ftp.cordis.lu/pub/ist/does/artemis/june_sra.pdf.
80. ™ processors 2000, Available at January, Transmeta Corporation. http://www.transmeta.com/pdfs/paper_aklaiber_19jan00.pdf.
81. Artist: Network of Excellence on Embedded Systems Design 2006, Available at, Accessed October 2006. http://www.artist.embedded.org.
82. Free Software Foundation Available at, Accessed October 2006. http://www.fsf.org/.
83. Free Software Foundation FSF Free Software Licensing 2006, Available at, Accessed October 2006. http://www.fsf.org/fsf/licensing.
84. Frequently Asked Questions about the GNU GPL Available at, Accessed October 2006. http://www.gnu.org/licenses/gpl/faq.html.
85. GreenSocs: Open Source SystemC Infrastructure 2006, Available at, Accessed October 2006. http://www.greensocs.com/.
86. Millard E. Survey results show few Linux security problems, LinuxInsider 2004, Available at July 28. http://www.linuxinsider.com/story/35421.html.
87. Moy M. Is SystemC license compatible with the GPL? debianlegal@lists.debian.org 2004, Available at May 6. http://lists.debian.org/debianlegal/2004/05/msg00195.html.
88. ObjectWeb: Open Source Middleware 2006, Available at, Accessed October 2006. http://www.objectweb.org.
89. Open Source Initiative 2006, Available at, Accessed October 2006. http://www.opensource.org/.
90. Ricciuti M., LaMonica M. Gates on Google: What, me worry?. CNET News 2005, Available at September 13. http://www.news.com.com/Gates+on+Google+What,+me+worry/2008_1082_3.
91. Rimer's Rule for Open Source, Business Week Online 2005, http://www.businessweek.com/technology/content/oct2005/tc2005103_5298_tc218.htm.
92. Rosen L. Derivative works. Linux Journal 2003, Available at January 1. http://www.linuxjournal.com/article/6366.
93. STMicroelectronics, Freescale, Philips and STMicroelectronics expand industry's largest R&D alliance 2005, April 11 Available at. http://www.st.com/stonline/press/news/year2005/t1616c.htm.
94. Copyright Law of the United States of America and Related Laws Contained in Title 17 of the United States Code. Circular 2003, 92. June, Available at. http://www.copyright.gov/title17/circ92.pdf.
95. Xiu Z.X., Papa D.A., Chong P., Albrecht C., Kuehlmann A., Rutenbar R.A., Mar I.L. Early research experience with OpenAccess Gear: An open source development environment for physical design. Proceedings of the 2005 ACM International Symposium on Physical Design (ISPD 2005) 2005, 94-101. April 3-6.
96. Shannon C.E. The Mathematical Theory of Information 1949, University of Illinois Press, Urbana, IL.
97. Balarin F., Watanabe Y., Hsieh H., Lavagno L., Passerone C., Sangiovanni-Vincentelli A. Metropolis: An integrated electronic system design environment. IEEE Comput. 2003, 36(4):45-52. (reprinted 1998).
98. Fujita, Gajski D., Imai T., Hasegawa T. System Level Design Methodology for SoC Design, Tutorial at ASPDAC 2004, Yokohama 2004.
99. Specification and Description Language (SDL) Recommendation Z.100 2002, August, ITU-T.
100. Sun Developer Network Available at, Accessed October 2006. http://www.java.sun.com.
101. UML Superstructure Specification version 2.0 2004, Object Management Group.
102. World Wide Web Virtual Library: The B-Method Available at, Accessed October 2006. http://www.vl.fmnet.info/b.
103. World Wide Web Virtual Library: The Z notation Available at, Accessed October 2006. http://www.vl.zuser.org.
104. Borland Caliber-RM Available at, Accessed October 2006. http://www.borland.com/us/products/caliber/index.html.
105. Davis A.M. The art of requirements triage. IEEE Computer 2003, 36(3):42-49.
106. IEEE Standard Glossary of Software Engineering Terminology. IEEE Std 610.12-1990 1990, Available at, IEEE. http://shop.ieee.org/ieeestore/Product.aspx?product.
107. Ogren I. Requirements management as a matter of communication. Cross Talk. 2000, April Available at. http://www.stsc.hill.af.mil/crossTalk/2000/04/ogren.html.
108. Reifer D.J. Requirements management: The search for Nirvana. IEEE Software 2000, 17(3):45-47.
109. RMTrak Available at, Accessed October 2006. http://www.rmtrak.com.
110. Sud R.R., Arthur J. Requirements management tools: A qualitative assessment 2003, Available at, Department of Computer Science, Virginia Tech, Blacksburg, VA. http://www.eprints.cs.vt.edu/archive/00000656/01/RM_Tools.pdf.
111. Telelogic DOORS 2006, Available at, Accessed October 2006. http://www.telelogic.com/products/doors/index.cfm.
112. PACE Requirements Management 2006, Available at, Accessed October 2006. http://www.viewset.com.
113. Woodruff W. Requirements management for small organizations: A field guide to effective requirements management under SEI's Capability Maturity Model 1997, Available at, Rational Software Corporation. http://www.home/jtan.com/~wayne/reqmgmt.html.
114. International Organization for Standardization, ISO standard 7498-1:1994 Available at. http://www.iso.org/iso/en/CatalogueDetailPage.CatalogueDetail?CSNUMBER=20269.
115. Kogel T., Haverinen A., Aldis J. OCP TLM for architectural modeling 2005, Available at. http://www.ocpip.org.
116. Alexander P. System Level Design with Rosetta 2006, Elsevier-Morgan Kaufmann, San Francisco.
117. MATLAB Available at, Accessed October 2006. http://www.mathworks.com.
118. SystemC Available at, Accessed October 2006. http://www.systemc.org.
119. Wikipedia Aspect-oriented programming Available at. http://www.en.wikipedia.org/wiki/Aspect_oriented_programming.
120. Borland Together Technologies 2006, Available at, Accessed October 2006. http://www.borland.com/us/products/together/index.html.
121. Boulet P., Dekeyser J.-L., Dumoulin C., Marquert P. MDA for SoC design, intensive signal processing experiment. Proceedings of Forum on Design Languages FDL'03 2003, September 23-26.
122. Gajski D., Kuhn R. Guest editors' introduction: New VLSI tools. IEEE Computer 1983, 6(12):11-14.
123. Gamma E., Helm R., Johnson R., Vlissides J. Design Patterns: Elements of Reusable Object-Oriented Software 1995, Addison-Wesley, Upper Saddle River, NJ.
124. Gomez Martinez E., Merseguer J. A software performance engineering tool based on the UML-SPT. Second International Conference on the Quantitative Evaluation of Systems 2005, September 19-25.
125. Hamouche R., Djafri B., Benzakki J. ModelJ: System-level model for embedded system design. Proceedings of Forum on Design Languages FDL'02 2002, September 24-27.
126. Huang J., Voeten J. Platform-independent design for embedded real-time systems. Proceedings of Forum on Design Languages FDL'03 2003, September 23-26.
127. Rational Rose Technical Developer 2006, Available at, Accessed October 2006. http://www.306.ibm.com/software/awdtools/developer/technical.
128. Kiczales G., Lamping J., Mendhekar A., Maeda C., Videira Lopes C., Loingtier J.-M., Irwin J. Aspect oriented programming. LNCS 1241 1997, June, Springer-Verlag.
129. Kienhuis A.C.J. Design Space Exploration of Stream-based Dataflow Architectures. PhD thesis 1999, Delft University of Technology, Delft, The Netherlands.
130. Kruchten P. The Rational Unified Process: An Introduction 2003, Addison-Wesley Professional, Boston. 3rd ed.
131. Oliver I. A demonstration of specifying and synthesising hardware using B and Bluespec. Proceedings of Forum on Design Languages FDL'06 2006, September 19-22.
132. Raistrick C., Francis P., Wright J., Carter C., Wilkie I. Model Driven Architecture with Executable UML 2004, Cambridge University Press, Cambridge.
133. Shlaer S., Mellor S. Object Lifecycles: Modeling the World in States 1991, Yourdon Press, Upper Saddle River, NJ.
134. Lilius J., Lillqvist T., Lundkvist T., Oliver I., Porres I., Sandstrom K., Sveholm G., Pervez Zakal A. The MICAS tool. Report A-2005-3 2005, 180-192. Tampere, Finland, August 29-31.
135. Lilius J., Lillqvist T., Lundkvist T., Oliver I., Porres I., Sandstrom K., Sveholm G., Pervez Zakal A. An architecture exploration environment for system on chip design. Nordic J. Comput. 2005, 12(4):361-378.
136. Goering R. System-level design language arrives. EETimes 2006, May 8, Available at. http://www.eetimes.com/showArticle.jhtml?articleID=187200782.
137. Albrecht A.J. Measuring application development productivity. Proceedings of the Joint SHARE/GUIDE/IBM Application Developement Symposium 1979, 83-92. October.
138. Alexander P., Kong C. Rosetta: Semantic support for model-centered systems-level design. IEEE Computer 2001, 34(11):64-70.
139. Alexander P. System Level Design with Rosetta 2006, Elsevier-Morgan Kaufmann, San Francisco.
140. Brandolese C., Fornaciari W., Salice F., Sciuto D. Source-level execution time estimation of C programs. Proceedings of the Ninth International Symposium on Hardware/Software Co-design 2001, 98-103. CODES.
141. DeMarco T. Controlling Software Projects: Management, Measurenent, & Estimation 1982, Yourdon Press (Prentice-Hall), New York.
142. Fornaciari W., Gubian P., Sciuto D., Silvano C. Power estimation of embedded systems: A hardware/software co-design approach. IEEE Trans. VLSI Syst. 1998, 6(2):266-275.
143. Fornaciari W., Salice F., Bondi U., Magini E. Development cost and size estimation starting from high-level specifications. Proceedings of the Ninth International Symposium on Hardware/Software Codesign 2001, 86-91. CODES.
144. Fornaciari W., Salice F., Paolo Scarpazza D. Early estimation of the size of VHDL projects. Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis 2003, 207-212. CODES=ISSS.
145. Fornaciari W., Micheli P., Salice F., Zampella L. A first step towards HW/SW partitioning of UML specifications. Design, Automation and Test in Europe Conference and Exhibition 2003, 668-673. DATE.
146. Institute of Electrical and Electronics Engineers IEEE Standard Computer Dictionary: A Compilation, of IEEE Standard Computer Glossaries 1990, IEEE, New York.
147. Isograph Reliability Workbench Version 10 2006, Available at, Accessed October 2006. http://www.isographsoftware.com/rwbovernew.htm.
148. Relex Available at, Accessed October 2006. http://www.relex.com.
149. Reliability Center, Inc. Available at, Accessed October 2006. http://www.reliability.com.
150. Telelogic DOORS 2006, Available at, Accessed October 2006. http://www2.telelogic.com/corp/products/doors/index.cfm.
151. Taxonomies for the Development and Verification of Digital Systems 2005, Springer, New York. B. Bailey, G. Martin, T. Anderson (Eds.).
152. Chang H., Cooke L., Hunt M., Martin G., McNelly A., Todd L. Surviving the SoC Revolution: A Guide to Platform-Based Design 1999, Kluwer/Springer, Dordrecht, The Netherlands.
153. Metropolis: Design Environment for Heterogeneous Systems 2006.
154. Balarin F., Watanabe Y., Hsieh H., Lavagno L., Passerone C., Sangiovanni-Vincentelli A. Metropolis: An integrated electronic system design environment. IEEE Computer 2003, 36:45-52. The web site lists many additional publications, Available at, A good starting point reference is. http://www.gigascale.org/metropolis/.
155. The Ptolemy Project Available at, The best reference on Ptolemy to start with is probably. http://www.ptolemy.eecs.berkeley.edu/.
156. Buck J.T., Ha S., Lee E.A., Messerschmitt D.G. Ptolemy: A framework for simulating and prototyping heterogeneous systems. Int. J. Comput. Simulation 1994, 4:155-182. special issue on Simulation Software Development.
157. http://www.ics.uci.edu/~specc/.
158. Gajski D.D., Jianwen Z., Dömer R., Gerstlauer A., Shuqing Z. SpecC: Specification Language and Methodology 2000, Springer, New York.
159. Eory F.S. A core-based system-to-silicon design methodology. IEEE Design Test Comput. 1997, 14(4):36-41.
160. Fang C.F., Rutenbar R.A., Chen T. Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs. Proceedings of the International Conference on Computer-Aided Design 2003, 275-282. ICCAD.
161. Kale I., Morling R.C.S., Kurkowski A. Design simulation and silicon implementation of a very high fidelity 24-bit potential decimation filter for Sigma-Delta A/D converters. Fourth COST 22 Workshop on Adaptive Methods and Emergent Techniques for Signal Processing and Communications 1994, 155-161. April 5-7.
162. Keding H., Willems M., Coors M., Meyr H. FRIDGE: A fixed-point design and simulation environment. Proceedings of Design, Automation and Test in europe 1998 1998, 429-435. DATE.
163. Seskar I., Mandayam N.B. A software radio architecture for linear multiuser detection. IEEE J. Select. Areas Commun. 1999, 17(5):814-823.
164. Shivaprasad A. Creating fast, bit-accurate fixed-point simulation models in MATLAB for accurate verification and prototyping of signal processing algorithms. Embedded Computing Design 2005, 22-28. November.
165. Goodwin D., Petkov D. Automatic generation of application specific processors. Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems 2003, 137-147.
166. Kuusilinna K., Chang C., Bluethgen H.-M., Rhett Davis W., Richards B., Nikolic B., Brodersen R.W. Real-time system-on-a-chip emulation. Winning the SoC Revolution 2003, 229-253. Springer, New York. G. Martin, H. Chang (Eds.).
167. Catthoor F., Wuytack S., de Greef E., Balaca F., Nachtergaele L., Vandecapelle A. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design 1998, Kluwer Academic Publishers, Norwell, MA.
168. Kienhuis B., Rijpkema E., Deprettere E.F. Compaan: Deriving process networks from MATLAB for embedded signal, processing architectures. Proceedings of the Eighth International Workshop on Hardware/Software Co-design 2000, 13-17.
169. Code Generation for Embedded Processors 1995, Kluwer Academic Publishers, Dordrecht, The Netherlands. P. Marwedel, G. Goossens (Eds.).
170. Paulin P.G., Liem C., May T., Sutarwla S. Flex Ware: A flexible firmware development environment for embedded systems. Code Generation for Embedded Processors 1995, Kluwer Academic Publishers, Dordrecht, The Netherlands. P. Marwedel, G. Goossens (Eds.).
171. Sangiovanni-Vincentelli A., Martin G. Platform-based design and software design methodology for embedded systems. IEEE Design Test Comput. 2001, 18(6):23-33.
172. Synfora Available at, November. http://www.synfora.com.
173. Clark N., Tang W., Mahlke S. Automatically generating custom instruction set extensions. Proceedings of the 1st Annual Workshop on Application-Specific Processors (WASP 2002) 2002, 94-101. Accessed November 2006.
174. CoWare Available, Accessed November 2006. http://www.coware.com.
175. Esterel Technologies 2006, Available at, Accessed November 2006. http://www.esterel.technologies.com.
176. Gupta S., Dutt N.D., Gupta R., Nicolau A. SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits 2004, Kluwer Academic Publishers, Norwell, MA.
177. I-Logix Available at, Accessed November 2006. http://www.ilogix.com.
178. Kahn G. The semantics of a simple language for parallel programming. Information Processing 1974, 471-475. North-Holland, Amsterdam. J.L. Rosenfeld (Ed.).
179. Lee J.-E., Choi K., Dutt N.D. Compilation approach for coarse-grained reconfigurable architectures. IEEE Design Test Comput. 2003, 20(1):26-33.
180. Math Works Simulink 2006, Available at, Accessed November 2006. http://www.mathworks.com.
181. National Instruments 2006, Available at, Accessed November 2006. http://www.ni.com.
182. Available at, Object Management Group (OMG)Object Management Group (OMG), Accessed November 2006. http://www.omg.org.
183. Palem K.V., Chakrapani L.N., Yalamanchili S. A framework for compiler driven design space exploration for embedded system customization. Advances in Computer Science: Proceedings of the Ninth Asian Computing Science Conference 2004, 395-406. Springer, Berlin/Heidelberg.
184. E. M. Panainte, K. Bertels, and S. Vassiliadis, The Molen compiler, for reconfigurable processors, ACM Trans. Embed. Comput. Syst. (TECS) Accepted for publication in future issue.
185. Telelogic Available at. http://www.telelogic.com.
186. Artisan Software 2006, Accessed November 2006, Available at, Accessed November 2006. http://www.artisansw.com.
187. Azevedo R., Rigo S., Bartholomeu M., Araujo G., Araujo C., Barros E. The ArchC architecture description language. Int. J. Parallel Program. 2005, 33(5):453-484.
188. Balarin F., Chiodo M., Giusto P., Hsieh H., Jurecska A., Lavagno L., Passerone C., Sangiovanni-Vincentelli A., Sentovich E., Suzuki K., Tabbara B. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach 1997, Kluwer Academic Publishers, Norwell, MA.
189. Balarin F., Watanabe Y., Hsieh H., Lavagno L., Passerone C., Sangiovanni-Vincentelli A. Metropolis: An integrated electronic system design environment. IEEE Computer 2003, 36(4):45-52.
190. Cesario W., Baghdadia A., Gauthier L., Lyonnard D., Nicolescu G., Paviot Y., Yoo S., Jerraya A.A., Diaz-Nava M. Component-based design approach for multicore SoCs. Proceedings of the 39th Design Automation Conference 2002.
191. Chatelain A., Placido G., La Rosa A., Mathys Y., Lavagno L. High-level architectural co-simulation using Esterel and C. Proceedings of the Ninth International Symposium on Hardware/Software Co-design, Codes01 2001.
192. CoFluent Design: Studio 2006, Available at, Accessed November 2006. http://www.cofluentdesign.com.
193. Cumming P. The TI OMAP platform approach to SoC. Winning the SoC Revolution: Experiences in Real Design 2003, Kluwer/Springer, Boston. G. Martin, H. Chang (Eds.).
194. de Oliveira J.A., van Antwerpen H. The Philips Nexperia digital video platform. Winning the SoC Revolution: Experiences in Real Design 2003, Kluwer/Springer, Boston. G. Martin, H. Chang (Eds.).
195. Edwards S.A., Lavagno L., Lee E.A., Sangiovanni-Vincentelli A. Design of embedded systems: Formal models, validation, and synthesis. Proc. IEEE 1997, 85(3):366-390.
196. Fauth A., Van Praete J., Freericks M. Describing instruction set processors using nML. Proceedings of the European Design and Test Conference 1995, 503-507. March.
197. Ghenassia F. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems 2005, Springer, Dordrecht, The Netherlands.
198. Hadjiyiannis G., Hanono S., Devadas S. ISDL: An instruction set description language for retargetability. Proceedings of the 34th Annual Conference on Design Automation 1997, 299-302.
199. Halambi A., Grun P., Ganesh V., Khare A., Dutt N., Nicolau A. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability. Proceedings of the Conference on Design, Automation and Test in Europe (DATE) 1999, 485-490. March.
200. Hoffmann A., Kogel T., Nohl A., Braun G., Schliebusch O., Wieferink A., Meyr H. A novel methodology for the design of application specific instruction set processors (ASIP) using a machine description language. IEEE Trans. Comput. Aid. Design. 2001, 20(11):1338-1354.
201. Karsai G., Sztipanovits J., Ledeczi A., Bapty T. Model-integrated development of embedded software. Proc. IEEE. 2003, 91(1):145-164.
202. Krolikoski S., Schirrmeister F., Salefski B., Rowson J., Martin G. Methodology and technology for virtual component driven hardware/software co-design on the system level. Paper 94.1. ISCAS 99, Orlando, FL 1999, May 30-June 2.
203. Philips Semiconductor Nexperia 2006, Available at, Accessed November 2006. http://www.semiconductors.philips.com/products/nexperia.
204. Nohl A., Braun G., Schliebusch O., Leupers R., Meyr H., Hoffmann A. A universal technique for fast and flexible instruction-set architecture simulation. Proceedings of the 39th Design Automation Conference 2002, 22-27. June 10-14.
205. Open SystemC Initiative 2006, Available at, Accessed November 2006. http://www.systemc.org.
206. Rose A., Swan S., Pierce J., Fernandez J.-M. Transaction level modeling in SystemC. Technical Report, Mentor Graphics 2005, Cadence Design Systems.
207. Rowen C., Leibson S. Engineering the Complex SoC 2004, Prentice-Hall PTR, Englewood Cliffs, NJ.
208. Sangiovanni-Vincentelli A. Defining platform based design. EETimes 2002, February 5, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=16504380.
209. The SPIRIT Consortium IP-XACT standard 1.2 Public Release Available at. http://www.spiritconsortium.org/tech/docs/.
210. Synopsys System Studio Available at, Accessed November 2006. http://www.synopsys.com/products/cocentric_studio.
211. Texas Instruments Wireless Solutions: OMAP Platform 2006, Available at, Accessed November 2006. http://www.ti.com/omap.
212. Virtio Available at, Accessed November 2006. http://www.virtio.com.
213. Virtutech Simics 2006, Available at, Accessed November 2006. http://www.virtutech.com.
214. Xilinx Platform Studio User Guide 2005, Available at, February. http://www.xilinx.com/ise/embedded/edk7_1docs/.
215. Zivojnovic V., Pees S., Meyr H. LISA-Machine description language and generic machine model for hardware/SW co-design. Proceedings of the IEEE Workshop on VLSI Signal Processing 1996.
216. Ernst R., Henkel J., Benner T., Ye W., Holtmann U., Herrmann D., Trawny M. The COSYMA environment for hardware/software cosynthesis of small embedded systems. Microprocessors Microsystems 1996, 20(3):159-166.
217. Fujita M., Gajski D., Imai T., Hasegawa T. System level design methodology for SOC design. Tutorial 3, Asia and South Pacific Design Automation Conference, ASP-DAC 2004 2004, January 27.
218. Gajski D.D., Vahid F., Narayan S., Gong J. SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design. Readings in Hardware/Software Co-Design 2002, 108-124. Morgan Kaufmann/Academic Press, San Francisco/San Diego. G. de Micheli, R. Ernst, W. Wolf (Eds.).
219. Kienhuis B., Deprettere E.F., van der Wolf P., Vissers K.A. A methodology to design programmable embedded systems: The Y-chart approach. Lecture Notes in Computer Science 2002, vol. 2268:18-37. Springer, Berlin/Heidelberg. E.F. Deprettere, J. Teich, S. Vassiliadis (Eds.).
220. th Euromicro Conference on Real-Time Systems 1999, 142-144.
221. Schirrmeister F. Design for low-power at the electronic system level. White Paper 2005, Available at, ChipVision Design Systems. http://www.soccentral.com/soccontent/documents/ESL_Design_for_Low_Power_ChipVision.pdf.
222. Wakabayashi K. Cyber: High-level synthesis from software into ASIC. High-Level VLSI Synthesis 1991, 127-151. Kluwer, Boston. R. Camposano, W. Wolf (Eds.).
223. X-By-Wire Consortium X-By-Wire: Safety related fault tolerant systems in vehicles Available at, December. http://www.vmars.tuwien.ac.at/projects/xbywire/.
224. de Micheli G. Synthesis and Optimization of Digital Circuits 1994, McGraw-Hill, New York.
225. Buck J.T. Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model. Technical Report UCB/ERL 93/69, PhD Dissertation 1993, Department of EECS, University of California, Berkeley, CA.
226. Buttazzo G. Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications 1997, Kluwer Academic Publishers, Boston.
227. Cortadella J., Kondratyev A., Lavagno L., Passerone C., Watanabe Y. Quasi-static scheduling of independent tasks for reactive systems. IEEE Trans. Comput. Aid. Design 2005, 24(10):1492-1514.
228. Cousot P., Cousot R. Abstract interpretation: A unified lattice model for static analysis of programs by construction or approximation of fixpoints. Proceedings of the 4th ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages 1977, 238-252. ACM Press, New York.
229. Lee E.A., Messerschmitt D.G. Static scheduling of synchronous dataflow programs for digital signal processing. IEEE Trans. Comput. 1987, 36(1):24-35.
230. Lee E.A., Messerschmitt D.G. Synchronous dataflow. Proc. IEEE 1987, 75(9):1235-1245.
231. Liu C.L., Layland J.W. Scheduling algorithms for multiprogramming in a hard real-time environment. J. ACM 1973, 20(1):46-61.
232. Montavista Software, Inc Available at, Accessed November 2006. http://www.mvista.com.
233. Nacul A., Givargis T. Phantom: A serializing compiler for multitasking embedded software. American Control Conference (ACC) 2006, June 14-16.
234. Nielson F., Nielson H.R., Hankin C. Principles of Program Analysis 2005, Springer-Verlag, Berlin/Heidelberg. 2nd ed.
235. PAG/WWW, Syntax of the WHILE language 2004, Available at. http://www.program.analysis.com/while.html.
236. Ramamritham K., Stankovic J.A. Scheduling algorithms and operating systems support for real-time systems. Proc. IEEE 1994, 82(1):55-67.
237. TinyOS Available at, Accessed November 2006. http://www.tinyos.net.
238. Wind River Systems http://www.windriver.com.
239. Atasu K., Pozzi L., Ienne P. Automatic application-specific instruction-set extensions under microarchitectural constraints. Proceedings of the Design Automation Conference 2003, 256-261. Accessed November 2006.
240. FPSLIC (AVR with FPGA) Available at, Accessed November 2006. http://www.atmel.com/products/FPSLIC/.
241. Baschirotto A., Castello R., Campi F., Cesura G., Toma M., Guerrieri R., Lodi R., Lavagno L., Malcovati P. Baseband analog front-end and digital back-end for reconfigurable multi-standard terminals. IEEE Circuits Syst. Mag. 2006, 6(1):8-28.
242. Callahan T., Hauser J., Wawrzynek J. The GARP architecture and C compiler. IEEE Comput. 2000, 33(4):62-69.
243. D. Goodwin and D. Petkov, Automatic generation of application specific processors, in Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, ACM Press, New York, pp. 137-147.
244. Hauck S. The Roles of FPGAs in reprogrammable systems. Proc. IEEE 1998, 86(4):615-638.
245. Kastrup B., Bink A., Hoogerbrugge J. ConCISe: A compiler-driven CPLD-based instruction set accelerator. Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'99 1997, 92-101.
246. Kitajima A., Itoh M., Sato J., Shiomi A., Takeuchi Y., Imai M. Effectiveness of the ASIP design system PEAS-III in design of pipelined processors. Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC-2001) 2001, 649-654.
247. Li Y., Callahan T., Darnell E., Harr R., Kurkure U., Stockwood J. Hardware-software co-design of embedded reconfigurable architectures. Proceedings of the 37th ACM/IEEE Design Automation Conference 2000, 507-512. ACM Press, New York.
248. Razdan R., Brace K., Smith M.D. PRISC software acceleration techniques. Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD'94 1994, 145-149.
249. Stretch, Inc Available at, Accessed November 2006. http://www.stretchinc.com/.
250. Virtex-5 Multi-Platform FPGA 2006, Available at. http://www.xilinx.com/products/silicon_solutions/fpgas/virtex/virtex5/index.htm.
251. Beach Solutions 2006, Accessed November 2006, Available at, Accessed November 2006. http://www.beachsolutions.com.
252. Crews A., Brewer F. Controller optimization for protocol intensive applications. Proceedings of the Conference on European Design Automation 1996, 140-145. IEEE Computer Society Press, Los Alamitos, CA.
253. de Kock E., Essink G., Smits W., van der Wolf P., Brunel J.-Y., Kruijtzer W., Lieverse P., Vissers K. YAPI: Application modeling for signal processing systems. Proceedings of the 37th Design Automation Conference 2000, 402-405.
254. Denali Software, Inc Available at, Accessed November 2006. http://www.denali.com/.
255. Mentor Graphics 2006, Available at, Accessed November 2006. http://www.mentor.com/.
256. OCP-IP Available at, Accessed November 2006. http://www.ocpip.org.
257. Passerone R., Rowson J., Sangiovanni-Vincentelli A. Automatic synthesis of interfaces between incompatible protocols. Proceedings of the 35th Annual Conference on Design Automation 1998, 8-13. ACM Press, New York.
258. van der Wolf P., de Kock E., Henriksson T., Kruijtzer W., Essink G. Design and programming of embedded multiprocessors: an interface-centric approach. Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Co-design and System Synthesis (CODES+ISSS 2004) 2004, 206-217. ACM Press, New York.
259. Ghenassia F. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems 2005, Springer, Dordrecht, The Netherlands.
260. Hashmi M.M.K., Jones C. Curing schizophrenic tendencies in multilevel system design. Design and Verification Conference 2003.
261. IEC 61691-1-1 First edition 2004-10; IEEE 1076. Behavioral languages-Part 1-1: VHDL Ianguage reference manual 2004, IEEE.
262. 1364-2005: IEEE Standard for Verilog Hardware Description Language 2005, IEEE.
263. OSCI TLM 1.0 proposal Available from OSCI web site at. https://www.systemc.org/download/5/42/59/98/.
264. Hashmi M.M.K., Bruce A.C. Design and use of a system level specification and verification methodology. Proceedings of the Conference on European Design Automation 1995, 490-495. IEEE Computer Society Press, Los Alamitos, CA.
265. Hashmi M.M.K. Virtual component interfaces. Forum for Design Languages 1999, August 30-September 3.
266. Property Specification Language Reference Manual 2004, Available at, Accellera, 2004. http://www.eda.org/vfv/docs/PSL/v1.1.pdf.
267. Rowson J., Sangiovanni-Vincentelli A. Interface-based design. Proceedings of the 34th Annual Conference on Design Automation 1997, 178-183. ACM Press, New York.
268. Wilkes D., Hashmi M.M.K. Application of high level interface-based design to telecommunications system hardware. Proceedings of the 36th ACM/IEEE Conference on Design Auto mation 1999, 778-783. ACM Press, New York.
269. Abramovici M., Bradley P., Dwarakanath K., Levin P., Memmi G., Miller D. A reconfigurable design-for-debug infrastructure for SoCs. Proceedings of the 43rd Annual Conference on Design Automation 2006, 7-12. ACM Press, New York.
270. Bailey B. How assertions can be used for design. EETimes 2006, May 22, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=188100695.
271. Siloti family of visibility enhancement products 2006, Available at, Novas, Inc. http://www.novas.com/Solutions/Siloti/.
272. O'Keefe H. The Nexus debug standard: Gateway to the embedded systems of the future. Ashling Product Brief APB179 2003, Available at, Ashling Microsystems, Inc. http://www.ashling.com/technicalarticles/APB179/NexusBooklet.pdf.
273. IEEE Std 1149.1 JTAG Testability Primer, document SSYA002C 1997, Texas Instruments. http://www.focus.ti.com/lit/an/ssya002c/ssya002c.pdf.
274. ChipScope Pro at a glance 2006, Available at, Xilinx. http://www.xilinx.com/ise/verification/cspro_at_a_glance.pdf.
275. The Functional Verification of Electronic Systems: An Overview from various Points of View 2005, International Engineering Consortium, Chicago. B. Bailey (Ed.).
276. Taxonomies for the Development and Verification of Digital Systems 2005, Springer, New York. B. Bailey, G. Martin, T.L. Anderson (Eds.).
277. Handbook on Electronic Design Automation of Integrated Circuits 2006, Taylor and Francis/CRC Press, Boca Raton, FL. L. Scheffer, L. Lavagno, G. Martin (Eds.).
278. Aycinena P. defense of natural language; A conversation with Andrew Piziali, EDA Confidential March 30, Available at. http://www.acycinena.com/index2/index3/archive/in%20defense%20of%20natural%20language.html.
279. H. Foster, personal correspondence, July 2, 2006.
280. Piziali A. Functional Verification Coverage Measurement and Analysis 2004, Springer, New York.
281. Relay Available at. http://www.severityl.com/relay/index.html.
282. Bergeron J. Writing Testbenches: Functional Verification of HDL Models 2003, Accessed November 2006, Springer, New York. 2nd ed.
283. Bergeron J., Cerny F., Hunter A., Nightingale A. Verification Methodologv Manual for System Verilog 2005, Springer, New York.
284. Bergeron J. Writing Testbenches Using System Verilog 2006, Springer, New York.
285. Iman S., Joshi S. The e-Hardware Verification Language 2004, Springer, New York.
286. Imdad-Haque F., Michelson J., Khan K. The Art of Verification with Vera 2001, Verification Central.
287. Palnitkar S. Design Verification with e 2003, Prentice Hall, Englewood Cliffs, NJ.
288. De Millo R., Lipton R.J., Sayward F.G. Hints on test data selection: Help for the practicing programmer. IEEE Computer 1978, 11(4):34-41.
289. Gupta A.K., Armstrong J.R. Functional fault modeling and simulation for VLSI devices. Proceedings of the 22nd ACM/IEEE Conference on Design Automation 1985, 720-726. ACM Press, New York.
290. Harris I.G. Fault models and test generation for hardware-software covalidation. IEEE Desigu Test 2003, 20(4):40-47.
291. Zhu H., Hall P.A.V., May J.H.R. Software unit test coverage and adequacy. ACM Comput. Surv. 1997, 29(4):366-427.
292. Bailey B. Verification moves to a higher level. EETimes 2005, October 3, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=171201809.
293. Georgelin P., Urard P. Sequential equivalence checking supports ESL flow. EETimes 2006, May 15, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=187202841.
294. Elliott J.P. Understanding Behavioral Synthesis 1999, Kluwer Academic Publishers, Norwell, MA.
295. Galloway D. The transmogrifier C hardware description language and compiler for FPGAs. Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines 1995, 136-144.
296. Gajski D., Dutt N., Wu C.H., Lin Y.L. High-Level Synthesis: Introduction to Chip and System Design 1994, Kluwer Academic Publishers, Norwell, MA.
297. Gajski D., Ramachandran L. Introduction to high-level synthesis. IEEE Design Test. Comput. 1994, 11(4):44-54.
298. Gupta S., Dutt N., Gupta R.K., Nicolau A. SPARK: A high-level synthesis framework for applying parallelizing compiler transformations. Proceedings of the 16th International Conference on VLSI Design 2003, 461-466. IEEE Press, Los Alamitos, CA.
299. Knapp D. Behavioral Synthesis: Digital System Design Using the Synopsys Behavioral Compiler 1996, Prentice Hall, Upper Saddle River, NJ.
300. Lagnese E., Thomas D. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Comput. Aid. Design 1991, 10(7):847-860.
301. Snider G., Shackleford B., Carter R. Attacking the semantic gap between application programming languages and configurable hardware. Proceedings of the 2001 ACM/SIGDA 9th International Symposium on Field Programmable Gate Arrays 2001, 115-124. ACM Press, New York.
302. Walker R., Thomas D. Behavioral transformation for algorithmic level IC design. IEEE Trans. Comput. Aid. Design 1989, 8(10):1115-1128.
303. ARM Architecture Reference Manual 2000, Addison-Wesley Professional, Boston. 2nd ed. D. Seal (Ed.).
304. Wikipedia Spiral model Available at, Accessed November 2006. http://www.en.wikipedia.org/wiki/Spiral_model.
305. Sweetman D. See MIPS Run 2006, Elsevier-Morgan Kaufmann, San Francisco. 2nd ed.
306. Wikipedia Waterfall model Available at, Accessed November 2006. http://www.en.wikipedia.org/wiki/Waterfall_model.
307. Weicker R.P. Dhrystone: A synthetic systems programming benchmark. Commun. ACM 1984, 27:1013-1030.
308. Green Hills Software, Inc. MULTI: Integrated development environment for device software optimization 2005, Available at. http://www.ghs.com/download/datasheets/MULTI.pdf.
309. ARM Embedded Trace Macrocell Available at, Accessed November 2006. http://www.arm.com/products/solutions/ETM.html.
310. Brownfield P. Software design for the MPC8641D dual-core processor (AN139): Freescale Technology Forum 2006, July Available at. http://www.freescale.com/files/ftf_2006/doc/presentations/Americas/AN139.pdf?srch=1.
311. Freescale Semiconductor. MVPX3: MVP X3 Multiprocessing Verification Platform-Motherboard (Discontinued) 2006, Available at, Accessed November 2006. http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MVPX3_and_parentCode=MPC7451.
312. Goering R. Novas tool lets designer see data from debugging. EETimes 2006, March 6, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=181500999.
313. Green Hills Software, Inc. Available at, Accessed November 2006. http://www.ghs.com.
314. Haller C. On-chip debug provides insight. RTC Magazine 2004, March Available at. http://www.rtcmagazine.com/home/printthis.php?id=100043.
315. IBM Alphaworks: IBM Full-System Simulator for the Cell Broadband Engine Processor 2006, Available at. http://www.alphaworks.ibm.com/tech/cellsystemsim.
316. Lauterbach Datentechnik GmbH Available at, Accessed November 2006. http://www.lauterbach.com.
317. MIPS Technologies, Press release: MIPS Technologies acquires First Silicon Solutions (FS2) 2005, http://www.mips.com/content/PressRoom/PressReleases/2005/09.
318. The Nexus 5001 Forum: A Program of the IEEE-ISTO Available at, Accessed November 2006. http://www.nexus5001.org.
319. Palmsource Palm OS Emulator (based partly on Copilot) Available at, Accessed November 2006. http://www.palmos.com/dev/tools/emulator/.
320. Shimizu K., IBM The Cell Broadband Engine processor security architecture: Hardware solutions to problems insoluble in software 2006, April 24, Available at. http://www.128.ibm.com/developerworks/power/library/pa.
321. Wikipedia Smart card Available at, Accessed November 2006. http://www.en.wikipedia.org/wiki/Smart_card.
322. Toshiba America Electronic Components and Semiconductors Product Brief: TMPR4938XB-300/333 (TX4938) 64-bit RISC Processor 2003, Available at. http://www.toshiba.com/taec/components/docs/ProdBrief/03F11_TMPR4938XB/300.pdf.
323. VaST Systems Available at, Accessed November 2006. http://www.vastsystems.com.
324. Virtio Available at, July 24, Available at. http://www.virtio.com/.
325. Maliniak D. Gartner Dataquest to EDA industry: "It's the software, stupid!". Electronic Design Online, ID# 13131 2006, Accessed November 2006. http://www.elecdesign.com/Articles/Print.cfm?AD=1_and_ArticleID=13131.
326. Fine S., Ziv A. Coverage directed test generation for functional verification using bayesian networks. Proceedings of the 40th Annual Conference on Design Automation 2003, 286-291. ACM Press, New York.
327. Ur S., Yadin Y. Micro architecture coverage directed generation of test programs. Proceedings of the 36th ACM/IEEE Conference on Design Automation 1999, 175-180. ACM Press, New York.
328. The Functional Verification of Electronic Systems: An Overview from Various Points of View 2005, International Engineering Consortium, Chicago. B. Bailey (Ed.).
329. Bergeron J. Writing Testbenches: Functional Verification of HDL Models 2003, Springer, New York. 2nd ed.
330. Iman S., Joshi S. The e-Hardware Verification Language 2004, Springer, New York.
331. Meyer A. Principles of Functional Verification 2004, Elsevier/Newnes, Amsterdam.
332. Wile B., Goss J., Roesner W. Comprehensive Functional Verification: The Complete Industry Cycle 2005, Elsevier-Morgan Kaufmann, San Francisco.
333. Accellera Available at. http://www.accellera.org.
334. Foster H.D., Krolnik A.C., Lacey D.J. Assertion-Based Design 2004, Accessed November 2006, Springer, New York.
335. Collett International Research, Inc 2002 IC/ASIC Functional Verification Study 2002, Available for purchase at. http://www.collett.com/reports.htm.
336. Abramovici M., Bradley P., Dwarakanath K., Levin P., Memmi G., Miller D. A reconfigurable design-for-debug infrastructure for SoCs. Proceedings of the 43rd Annual Conference on Design Automation 2006, 7-12. ACM Press, New York.
337. ARM CoreSight On-chip Debug and Trace Technology 2006, Available at, Accessed November 2006. http://www.arm.com/products/solutions/CoreSight.html.
338. Chiang C., Bailey B. Why did my chip do that? A survey of on-chip debug and diagnosis techniques. DesignCon 2006 2006, February 6-9, Santa Clara, CA.
339. The Nexus 5001 Forum: A Program of the IEEE-ISTO 2006, http://www.nexus5001.org.Accessed_November_2006.
340. Turley J. Nexus standard brings order to microprocessor debugging 2004, Download at. http://www.nexus5001.org.
341. Bailey B. Verification moves to a higher level. EETimes 2005, October 3, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=171201809.
342. Bailey B. How assertions can be used for design. EETimes 2006, May 22, Available at. http://www.eetimes.com/news/design/showArticle.jhtml?articleID=188100695.
343. Agarwal A. Going multicore: Opportunities, challenges, and dreams. Multicore Expo 2006, March 21-23, Santa Clara, California.
344. Balarin F., Chiodo M., Giusto P., Hsieh H., Jurecska A., Lavagno L., Passerone C., Sangiovanni-Vincentelli A., Sentovich E., Suzuki K., Tabbara B. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach 1997, Springer, New York.
345. Balarin F., Watanabe Y., Hsieh H., Lavagno L., Passerone C., Sangiovanni-Vincentelli A. Metropolis: An integrated electronic system design environment. IEEE Computer 2003, 36(4):45-52.
346. Cesario W., Jerraya A. Component-based design for multiprocessor systems-on-chips. Multiprocessor Systems-on-Chips 2004, 357-393. Elsevier-Morgan Kaufmann, San Francisco. A. Jerraya, W. Wolf (Eds.).
347. Chevalier J., de Nanclas M., Filion L., Benny O., Rondonneau M., Bois G., Aboulhamid E.M. A SystemC refinement methodology for real-time embedded software, based on a hardware-software partitioning platform. IEEE Design Test. 2006, 23(2):148-158.
348. di Micheli G., Benini L. Networks on Chips 2006, Elsevier-Morgan Kaufmann, San Francisco.
349. Ekman M., Warg F., Nilsson J. An in-depth look at computer performance growth. ACM SIGARCH Comput. Architect. News 2005, 33(1):144-147.
350. GPGU GPU_KLT: A GPU-based implementation of the Kanade-Lucas-Tomasi feature tracker 2006, August 10, Available at. http://www.gpgpu.org/.
351. Hoare T. Communicating Sequential Processes 1985, Prentice Hall International, Englewood Cliffs, NJ.
352. Networks on Chip 2003, Springer, New York. A. Jantsch, H. Tenhunen (Eds.).
353. Johnson C., Welser J. Future processors: Flexible and modular. Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Co-design and System Synthesis 2005, 4-6. ACM Press, New York.
354. Interconnect-Centric Design for Advanced SOC and NOC 2004, Springer, New York. J. Nurmi, H. Tenhunen, J. Isoaho, A. Jantsch (Eds.).
355. Papadopoulos Greg, Yen David The New System. Sun World Wide Analyst Conference 2003, February 25.
356. http://www.sun.com/events/analyst2003/presentation/Papadopoulos_Yen_WWAC_022503.pdf.
357. Warne D. Hijacking the CPU. APC Magazine 2005, August 11.
358. Wilson G. A chronology of major events in parallel computing. University of Toronto Technical Report CSRI-312 1994, December.
359. Ernst D. Complexity and international isation of innovation: Why is chip design moving to Asia?. International Journal of Innovation Management 2005, 9(1):47-73.
360. Platform Based Design at the Electronic System Level: Industry Perspectives and Experiences 2006, Springer, New York. M. Burton, A. Morawiec (Eds.).
361. Lavagno L., Martin G., Scheffer L. Electronic Design Automation for Integrated Circuits Handbook 2006, CRC Press, Boca Raton, FL.
362. Gartner/Dataquest ASIC/SOC: Rebuilding After the Storm-Market Trends 2002, published, 4 November.
363. Goering Richard "OEMs to EDA world: Time to catch up" EETimes 2005, April 25. http://www.eetimes.com/showArticle.jhtml?articleID=161500911.