Logic-based eDRAM: Origins and rationale for use

IBM Journal of Research and Development

Volumn 49, Issue 1, 2005, Pages 145-165

  Matick, Richard E ^a   Schuster, Stanley E ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; DATA STORAGE EQUIPMENT; INTEGRATED CIRCUIT MANUFACTURE; LOGIC CIRCUITS; LOGIC DEVICES; MOSFET DEVICES; STATIC RANDOM ACCESS STORAGE;

EMBEDDED DYNAMIC RANDOM ACCESS MEMORY; LOGIC CIRCUIT TECHNOLOGY;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 13844296713     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.491.0145     Document Type: Article

References (41)

1. H. Pilo, A. Darren, J. Barth, S. Burns, P. Corson, J. Covino, R. Houghton, and S. Lamphier, "A 5.6 Random Cycle 144 Mb DRAM with 1.4 Gb/ s/pin and DDR3-SRAM Interface," IEEE J. Solid-State Circuits 38, 1974 (2003).
2. R. Matick, "Hybrid Memory with On Chip Associative Page Addressing, Page Replacement and Control," U.S. Patent 4,084,230, 1978; DRAM (or SRAM cache) with translation directory and on-chip control.
3. R. Matick, D. T. Ling, S. Gupta, and F. Dill, "All Points Addressable Raster Display Memory," IBM J. Res. & Dev. 28, 379 (1984).
4. F. Dill, D. Ling, and R. Matick, "Random Access Memory Having a Second Input/Output Port," U.S. Patent 4,541,075, 1985; DRAM with added logic and buffers to speed up graphics (video RAM).
5. R. Matick and D. T. Ling, "Distributed, On-Chip Cache," U.S. Patent 4,577,293, 1986; included a small, fast SRAM on a memory chip as a cache, and was a precursor to and first version of current ESDRAM (enhanced synchronous DRAM) chips.
6. M. Asakura, Y. Matsuda, H. Hidaka, Y. Tanaka, and K. Fujishima, "An Experimental 1 Mbit Cache DRAM with ECC," IEEE J. Solid-State Circuits 25, 5 (1990).
7. B. Pogge, "The Next Chip Challenge: Effective Methods for Viable Mixed Technology SoCs," Proceedings of the 39th Conference on Design Automation (ASM, IEEE), New Orleans, June 10-14, 2002, p. 84.
8. F. Bozso and P. Emma, "Clock Skew Minimization and Method for Integrated Circuits," U.S. Patent 6,040,203, 2000; substrates connected together, face to face, using flip-chip technology.
9. E. R. Hnatek, A User's Handbook of Semiconductor Memories, John Wiley & Sons, Inc., New York, 1977, p. 360; multiple device memory cells.
10. S. E. Schuster, L. M. Terman, and R. L. Franch, "A 4-Device CMOS Static RAM Cell Using Sub-Threshold Conduction," presented at the IEEE Symposium on VLSI Technology, Systems, and Applications, Taipei, Taiwan, 1987; Research Report RC-13171, IBM Thomas J. Watson Research Center, Yorktown Heights, NY 10598, 1987.
11. T. Chappell, B. Chappell, S. Schuster, J. Allen, S. Klepner, R. Joshi, and R. Franch, "A 2 ns Cycle, 3.8 ns Access 512 kb CMOS ECL SRAM with a Fully Pipelined Architecture," IEEE J. Solid-State Circuits 26 1577 (1991).
12. B. El-Kareh, G. B. Broner, and S. E. Schuster, "The Evolution of DRAM Cell Technology," Solid-State Technol. Mag. 40, 89-101 (May 1997).
13. S. E. Schuster, B. Chappell, V. DiLonardo, and P. E. Britton, "A 20ns 64K (4K × 16) NMOS RAM," IEEE J. Solid-State Circuits SC-19 564 (1984).
14. R. Matick, Computer Storage Systems and Technology, John Wiley & Sons, Inc., New York, 1979.
15. R. E. Matick and D. T. Ling, "Architecture Implications in the Design of Microprocessors," IBM Syst. J. 23, 264 (1984).
16. R. E. Matick, "Impact of Memory Systems on Computer Architecture and System Organization," IBM Syst. J. 25, 274 (1986).
17. R. E. Matick, "Functional Cache Chip for Improved System Performance," IBM J. Res. & Dev. 33, 15 (1989).
18. R. Matick, R. Mao, and S. Ray, "Architecture, Design, and Operating Characteristics of a 12-ns CMOS Functional Cache Chip," IBM J. Res. & Dev. 33, 524 (1989).
19. D. Lamers, "IBM Embeds DRAM in 0.18-Micron ASICs," Electronic Engineering Times, February 22, 1999; Web-published at http://www.eetimes.com/showArticle.jhtml?articleID=18300993.
20. S. Deffree, "IBM Pushes eDRAM as SRAM Replacement," Electronic News February 13, 2003; Web-published at http://www.reed-electronics.com/electronicnews/article/ CA276970?text=deffree http://www.reed-electronics.com/electronicnews/article/ CA276970?text=deffree
21. M. Clendenin, "IBM Makes Another Run at Embedded DRAM," Electronic Engineering Times, February 13, 2003; Web-published at http://www.eetimes.com/showArticle.jhtml?articleID=18308029; 144-Mb, 5.6-ns eDRAM to replace SRAM.
22. A. Cataldo, "IBM Pushes Embedded DRAM as NEC Changes Tack," Electronic Engineering Times, February 15, 2003; Web-published at http://www.eetimes.com/showArticle.jhtml?articleID=18303603.
23. V. Klee, J. Norum, R. Weaver, S. S. K. Iyer, C. R. Kothandaraman, J. Chiou, M. Chen, N. Kusaba, S. Lasserre, C. Liang, J. Liu, A. Lu, P. R. Parries, B. J. Park, J. Rice, N. Robson, D. Shum, B. Khan, Y. Liu, A. Sierkowski, C. Waskiewiscz, P. Wensley, T. Wu, J. Yan, and S. S. Iyer, "A 0.13 μm Logic-Based Embedded DRAM Technology with Electrical Fuses, Cu Interconnect in SiLK™, Sub-7ns Random Access Time and Its Extension to the 0.10/μm Generation," Technical Digest, IEEE International Electron Devices Meeting, 2001, p. 407.
24. J. Barth, D. Anand, J. Dreibelbis, and E. Nelson, "A 300 MHz Multi-Banked eDRAM Macro Featuring GND Sense, Bit-Line Twisting and Direct Reference Cell Write," Digest of Technical Papers, IEEE International Solid-State Circuits Conference, 2002, p. 156.
25. Y. Agata, K. Motomochi, Y. Yoshifumi, M. Shirahama, M. Kurumada, M. Kuroda, H. Sadakata, K. Hayashi, T. Yamada, K. Takahashi, and T. Fujita, "Ah 8ns Random Cycle Embedded RAM Macro with Dual-Port Interleaved DRAM Architecture (D2RAM)," Digest of Technical Papers, IEEE International Solid-State Circuits Conference, 2002, p. 392.
26. C.-L. Hwang, T. Kirihata, M. Wordeman, J. Fitfield, D. Storaska, D. Pontius, G. Fredeman, B. Ji, S. Tomashot, and S. Dhong, "A 2.9ris Random Access Cycle Embedded DRAM with a Destructive-Read Architecture," Digest of Technical Papers, IEEE Symposium on VLSI Circuits, 2002, p. 174.
27. C. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley Publishing Co., Inc., Boston, 1980, p. 6.
28. P. Richman, MOS Field-Effect Transistors and Integrated Circuits, John Wiley & Sons, Inc., New York, 1973, p. 220.
29. "Riesling 2K bit, 6 Device SRAM," IBM Engineering Specification No. 5123326, September 19, 1974; a ∼4-μm technology chip that was used in main memory for the IBM System/360-158, 168, etc. high-end computers.
30. R. H. Dennard, "Field Effect Transistor Memory," U.S. Patent 3,387,286, filed July 14, 1967.
31. Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998.
32. Y. Taur IBM J. Res. & Dev. 39, No. 1/2 (1995).
33. Y. Taur IBM J. Res. & Dev. 46, No. 2/3 (2002).
34. S. Wolf, Silicon Processing for the VLSI Era, Vol. 3 - The Submicron MOSFET, Lattice Press, Sunset Beach, CA, 1995, p. 291.
35. H. Kalter, C. Stapper, J. Barth, J. DiLorenzo, C. Drake, J. Fifield, G. Kelley, C. Lewis, W. van der Hoeven, and J. Yankosky, "A 50 ns 16 Mb DRAM with a 10 ns Data Rate and On-Chip ECC," IEEE J. Solid-State Circuits 25, 1118 (1990).
36. IBM RISC System/6000 Technology; Publication SA23-2619. The cache described on p. 12 of "RISC System/6000 Hardware Overview" and on p. 44 of "Data Cache and Storage Control Units" is based on the cache described in Reference 14 of this paper.
37. IBM Blue Gene/L Team (IBM and Lawrence Livermore National Laboratory), "An Overview of the BlueGene/L Supercomputer," Proceedings of the 2002 ACM/IEEE Conference on Supercomputing, 2002, p. 1; see also a forthcoming issue of this journal (2005).
38. R. C. Agarwal, F. G. Gustavson, and M. Zubair, "A High-Performance Matrix-Multiplication Algorithm on a Distributed-Memory Parallel Computer, Using Overlapped Communication," IBM J. Res. & Dev. 38, 673 (1994).
39. P. G. Emma, "Understanding Some Simple Processor-Performance Limits," IBM J. Res. & Dev. 41, 215 (1997).
40. R. E. Matick, T. J. Heller, and M. Ignatowski, "Analytical Analysis of Finite Cache Penalty and Cycles per Instruction of a Multiprocessor Memory Hierarchy Using Miss Rates and Queuing Theory," IBM J. Res. & Dev. 45, 819 (2001).
41. P. Bakeman, A. Bergendahl, M. Hakey, D. Horak, S. Lute, and B. Pierson, "A High Performance 16-Mb DRAM Technology," Digest of Technical Papers, IEEE Symposium on VLSI Circuits, Honolulu, HI, June 1990.