IC design in high-cost nanometer-technologies era

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 9-14

  Maly, W ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Cost modeling of IC design and manufacturing; Design of ICs; IC layout regularity; IC technology trends; Nanometer technologies

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COSTS; INTERFACES (MATERIALS); MICROELECTRONICS; MICROPROCESSOR CHIPS; STATIC RANDOM ACCESS STORAGE; TRANSISTORS;

NANOMETER TECHNOLOGIES;

INTEGRATED CIRCUIT LAYOUT;

EID: 0034854028     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/378239.378249     Document Type: Conference Paper

References (36)

1. VLSI: Some fundamental changes
2. Cost of silicon viewed from VLSI design perspective
3. High levels of IC manufacturability: One of the necessary prerequisites of the 1997 SIA roadmap
4. 450MHz powerPC microprocessor with enhanced instruction set and copper interconnect
5. A 0.25μm 600GHz 1.5V O1 54b ALPHA microprocessor
6. 600 MHz G5/390 microprocessor
7. th-Generation x86 microprocessor
8. A 500MHz 64b RISC CPU with 1.5 MB onchip cache
9. A 600MHz IA-32 microprocessor with enhanced data streaming for graphics and video
10. A 450MHz IA32 P5 family microprocessor
11. A 200MHz 32b 0.5W CMOS RISC microprocessor
12. eff CMOS Technology with Copper Interconnects
13. A 500MHz 32b 0.4μm CMOS RISC processor LSI
14. A 200MHz 64b dual-issue CMOS microprocessor
15. A 0.2μm 1.8V S01 550MHz 64b powerPC microprocessor with copper interconnects
16. Circuit techniques in a 266MHz MMX enabled processor
17. Storage hierarchy to support a 600MHz G5 S/390 microprocessor
18. A 940 MHz data-rate 8Mb CMOS SRAM
19. An 18Mb, 12, GB/s CMOS pipeline-burst cache SRAM with 1.54Gb/s/pin
20. A 622Mb/s CMOS ATM switch access LSI with maintenance cycle interleaved pipeline architecture
21. A single-chip MPEG-2 video audio and system encoder
22. A single-chip universal burst receiver for cable modem/digital cable-TV applications
23. A 500 MHz 1.5MB cache with on-chip CPU
24. A 1.8ns Access, 550MHz 4.5Mb CMOS SRAM
25. A 450MHz 512kB secondlevel cache with a 3.6GB/s data bandwidth
26. A microprocessor with a 128b CPU, 10 floating-point MAC's, 4 Floating-point dividers, and an MPEG2 decoder
27. A 622Mb/s CMOS ATM switch access LSI with maintenance cycle interleaved pipeline architecture
28. A single-chip MPEG-2 video audio and system encoder
29. A single-chip universal burst receiver for cable modem/digital cable-TV applications
30. Estimation of wafer cost for technology design
31. New yield models for DSM manufacturing
32. Accurate estimation of defect-related yield loss in reconfigurable VLSI circuits
33. An algorithm for determining repetitive pattems in very large IC layouts
34. Advanced yield learning through predictive micro-yield modeling
35. DesignManufacturing interface: Part I - Vision