SOC CMOS technology for personal internet products

IEEE Transactions on Electron Devices

Volumn 50, Issue 3, 2003, Pages 546-556

  Buss, Dennis ^a   Evans, Brian L ^a   Bellay, Jeff ^a   Krenik, William ^a   Haroun, Baher ^a   Leipold, Dirk ^a   Maggio, Ken ^a   Yang, Jau Yuann ^a   Moise, Ted ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

Analog integration; RF CMOS; SOC; System on a chip

Indexed keywords

CELLULAR RADIO SYSTEMS; CONSUMER ELECTRONICS; DYNAMIC RANDOM ACCESS STORAGE; ELECTRIC POWER SUPPLIES TO APPARATUS; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; INTERNET; MICROELECTRONICS; MULTICHIP MODULES; PERSONAL COMMUNICATION SYSTEMS;

ANALOG INTEGRATION; PERSONAL INTERNET PRODUCT; SYSTEM-ON-A-CHIP;

CMOS INTEGRATED CIRCUITS;

EID: 0038575223     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.810481     Document Type: Article

References (38)

1. D. Buss, "Technology in the Internet age," in ISSCC 2002 Dig. Tech. Papers, pp. 18-21.
2. T. Schafbauer et al., "Integration of high-performance, low-leakage and mixed signal features into a 100 nm CMOS technology," in 2002 Symp. VLSI Technol. Dig. Tech. Papers, pp. 62-63.
3. G. Yeap et al., "A 100 nm copper/low-K bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications," in 2002 Symp. VLSI Technol. Dig. Tech. Papers, pp. 16-17.
4. C. Chang et al., "Extended 0.13 μm CMOS technology for the ultra high-speed and MS/RF application segments," in 2002 Symp. VLSI Technol. Dig. Tech. Papers, pp. 68-69.
5. D. Buss, "Device issues in the integration of analog/RF functions in deep submicron digital CMOS," in IEDM Tech. Dig., 1999, pp. 423-426.
6. J. Lin and B. Haroun, "An embedded 0.8V/480 μW 6B/22MHz flash ADC in 0.13μm digital CMOS process using nonlinear double interpolation technique," in ISSCC 2002 Dig. Tech. Papers, p. 308.
7. G. Gomez and B. Haroun, "A 1.5V, 2.4/2.9mW, 79/50dB DR ΣΔ A/D for GSM/WBCDMA in 0.13μm digital process," in ISSCC 2002 Dig. Tech. Papers, p. 306.
8. J. Mitros, C. Tsai, H. Shichijo, K. Kuntz, A. Morton, A. Goodpaster, D. Mosher, and T. Efland, "High-voltage drain extended MOS transistors for 0.18 μm logic CMOS process," IEEE Trans. Electron Devices, vol. 48, pp. 1751-1755, Aug. 2001.
9. H. Ballan and M. Declercq, High Voltage Devices and Circuits in Standard CMOS Technologies. Norwell, MA: Kluwer, 1999.
10. 2 through plasma nitridation," in IEDM Tech. Dig., 2000, pp. 545-548.
11. T. Ohguro, T. Nagano, M. Fujiwara, M. Takaynagi, T. Shimizu, H. S. Momose, S. Nakamura, and Y. Toyoshima, "A study of analog characteristics of CMOS with heavily nitrided NO oxynitrides," in 2001 Symp. VLSI Technol. Dig. Tech. Papers, pp. 91-92.
12. E. Gusev, D. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. Jamison, D. Neumayer, M. Copel, M. Gribelyuk, H. Okorn-Schmidt, C. D'Emic, P. Kozlowski, K. Chan, N. Bojarczuk, L. Ragnarsson, P. Ronsheim, K. Rim, R. Fleming, A. Mocuta, and A. Ajmera, "Ultra-thin high-k gate stack for advanced CMOS devices," in IEDM Tech. Dig., 2001, pp. 451-454.
13. A. Rotondaro, M. Visokay, J. Chambers, A. Shanware, R. Khamankar, H. Bu, R. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M. Bevan, T. Grider, J. McPherson, and L. Colombo, "Advanced CMOS transistors with a novel HfSiON gate dielectric," in 2002 Symp. VLSI Technol. Dig. Tech. Papers, pp. 148-149.
14. A. Chatterjee et al., "Transistor design issues in integrating analog functions with high performance digital CMOS," in 1999 Symp. VLSI Technol. Dig. Tech. Papers, p. 147.
15. K. M. Cao et al., "Modeling of pocket implanted MOSFET's for anomalous analog behavior," in IEDM Tech. Dig., 1999, p. 171.
16. A. Chatterjee et al., "Analog integration in a 0.35 μm Cu metal pitch, 0.1 μm gate length, low-power digital CMOS technology," in IEDM Tech. Dig., 2001, p. 211.
17. P. Stolk et al., "Modeling statistical dopant fluctuations in MOS transistors," IEEE Trans. Electron Devices, pp. 1960-1971, 1998.
18. M. Pelgrom, H. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," in IEDM Tech. Dig., 1998, pp. 34.1.1-34.1.4.
19. S. Shichijo and A. Chatterjee, private communication.
20. J.-H. Yang, K. Benaissa, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhou, S.-P. Tsang, N. Mahalingam, S. Ashburn, P. Madhani, T. Blythe, and H. Shichijo, "0.1 μm RFCMOS on high resistivity substrate for System on Chip (SOC) application," in IEDM Tech. Dig., 2002, pp. 667-670.
21. K. Benaissa, J.-Y. Yan, D. Crenshaw, B. Williams, S. Sridhar, J. Ai, G. Boselli, S. Zhao, S.-P. Tang, S. Ashburn, P. Madhani, T. Blythe, M. Nandakumar, and H. Shichijo, "RFCMOS on high resistivity substrates for System on Chip (SOC) applications," IEEE Trans. Electron Devices, vol. 50, pp. 567-576, Mar. 2003.
22. H.-M. Shu et al., "A 0.18μm foundry RF CMOS technology with 70GHz ft for single chip system solutions," in 2001 IEEE MTT-S Dig., pp. 1869-1872.
23. H. Samavati et al., "Fractal capacitors," IEEE J. Solid-State Circuits, vol. 33, pp. 2035-2041, Dec. 1998.
24. TSMC 2000 Technol. Symp. Tech. Dig., vol. Apr., 2000, pp. 76-77.
25. C. Chang, "Extended 0.13 μm CMOS technology for the ultra high-speed and MS/FR application segments," in 2002 Symp. VLSI Technol. Dig. Tech. Papers, pp. 68-69.
26. P. Zurcher et al., "Integration of thin film MIM capacitors and resistors into copper metallization based RF-CMOS and Bi-CMOS technologies," in IEDM Tech. Dig., 2000, pp. 153-156.
27. H. Hu, C. Zhu, Y. F. Lu, M. F. Li, B. J. Cho, and W. K. Choi, "A high performance MIM capacitor using HfO_2 dielectrics," IEEE Electron Device Lett., vol. 23, pp. 514-516, Sept. 2002.
28. W. Tuttlebee, Ed., Software Defined Radio: Origins, Drivers and International Perspectives. New York: Wiley, 2002.
29. J. Burghartz et al., "RF circuit design aspects of spiral inductors on silicon," IEEE J. Solid-State Circuits, vol. 33, pp. 2028-2034, Dec. 1998.
30. C. Yue and S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," in 1997 Symp. VLSI Circuits Dig. Tech. Papers, pp. 85-86.
31. A. Adam et al., "Linearity and low-noise performance of SOI MOSFETs for RF applications," IEEE Trans. Electron Devices, vol. 49, pp. 881-888, May 2002.
32. R. Scheuerlein, W. Gallagher, S. Parkin, S. Ray, R. Robertazzi, and W. Reohr, "A 10ns read and write nonvolatile memory array using a magnetic tunnel junction and FET switch in each cell," in Tech. Papers Dig. ISSCC 2000, p. 128.
33. M. Gill, T. Lowrey, and J. Park, "Ovonic unified memory-A high-performance nonvolatile memory technology for stand-alone memory and embedded memory applications," in ISSCC 2002 Dig. Tech. Papers, p. 202-2-3.
34. T. Moise, S. Summerfelt, G. Xing, L. Colombo, T. Sakoda, S. Gilbert, A. Loke, S. Ma, R. Kavari, L. Wills, T. Hsu, J. Amano, S. Johnstron, D. Vestyck, M. Russell, and S. Bilodeau, "Electrical properties of submicron Ir/PZT/Ir capacitors formed on W plugs," in IEDM Tech. Dig., 1999, p. 940.
35. D. Takashima, Y. Takeuchi, T. Miyakawa, Y. Itoh, R. Ogiwara, M. Kamoshida, K. Hoya, S. Doumae, R. Ozaki, H. Kanaya, K. Yamanaka, I. Kunishima, and Y. Oowaki, "A 76mm2 8Mb chain ferroelectric memory," IEEE J. Solid State Circuits, vol. 36, p. 1713, Nov. 2001.
36. G. Fox, F. Chu, and T. Davenport, "Current and future ferroelectric nonvolatile memory technology," J. Vac. Sci. Technol. B, vol. 19, pp. 1967-1971, Sept. 2001.
37. T. Moise et al., "Demonstration of a 4Mb high-density ferroelectric memory embedded within a 130nm, 5LM, Cu/FSG logic process," in IEDM 2002.
38. D. Hadnagy, D. Dalton, B. Thomas, S. Sun, and R. Bailey, "Retention after fatigue of ferroelectric memories," Integr. Ferroelect., vol. 37, pp. 215-223, 2001.