Temperature-aware global placement

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 143-148

  Obermeier, Bernd ^a   Johannes, Frank M ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRONIC DESIGN AUTOMATION (EDA); POWER CONSUMPTION; QUADRATIC PLACEMENT FORMULATION; SHORT-CIRCUIT POWER;

DEGREES OF FREEDOM (MECHANICS); DIES; MATRIX ALGEBRA; OPTIMIZATION; SHORT CIRCUIT CURRENTS; SWITCHING; TEMPERATURE DISTRIBUTION;

ENERGY DISSIPATION;

EID: 2442504820     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Benchmarks, http://www.cbl.ncsu.edu/.
2. International technology roadmap for semiconductors: 2000 edition. International SEMATECH, 2000.
3. G. Chen and S. Sapatnekar. Partition-driven standard cell thermal placement. In ACM/SIGDA International Symposium on Physical Design (ISPD), volume 1, pages 75-80, Apr. 2003.
4. Y.-K. Cheng, C.-H. Tsai, C.-C. Teng, and S.-M. S. Kang. Electrothermal Analysis of VLSI Systems. Kluwer Academic Publishers, Boston, June 2000.
5. C. C. Chu and D. Wong. A matrix synthesis approach to thermal placement. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 17(11):1166-1174, Nov. 1998.
6. H. Eisenmann and F. M. Johannes. Generic global placement and floorplanning. In ACM/IEEE Design Automation Conference (DAC), pages 269-274, June 1998.
7. M. Hanan. On Steiner's problem with rectiliner distance. SIAM Journal of Applied Mathemetics, 14(2):255-265, 1966.
8. S.-M. S. Kang. On-chip thermal engineering for peta-scale integration. In ACM/SIGDA Int. Symposium on Physical Design, page 76, Apr. 2002.
9. T. Karnik, Y. Ye, J. Tschanz, L. Wei, S. Burns, V. Govindarajulu, V. De, and S. Borkar. Total power optimization by simultaneous dual-vt allocation and device sizing in high performance microprocessors. In ACM/IEEE Design Automation Conference (DAC), page 486, 2002.
10. M. Kowarschik and C. Weiß. DiMEPACK - A Cache-Optimized Multigrid Library. In H. Arabnia, editor, Proc. of the Int. Conf. on Parallel and Distributed Processing Techniques and Applications (PDPTA 2001), pages 425-430. CSREA Press, June 2001.
11. R. H. Otten, R. Camposano, and P. R. Groeneveld. Design automation for deepsubmicron: present and future. In Design, Automation and Test in Europe (DATE), pages 650-657, 2002.
12. C.-H. Tsai and S.-M. S. Kang. Cell-level placement for improving substrate thermal distribution. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 19(2):253-266, Feb. 2000.
13. W. Wang, A. Raghunathan, G. Lakshrninarayana, and N. K. Jha. Input space adaptive design: A high-level methodology for energy and performance optimization. In ACM/IEEE Design Automation Conference (DAC), page 738, 2001.