Temperature-dependent optimization of cache leakage power dissipation

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 7-12

  Li, Peng ^a   Deng, Yangdong ^b   Pileggi, Lawrence T ^c  

^a TEXAS A AND M UNIVERSITY   (United States)

^b Incentia Design Systems ^*  (United States)

^c CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE LEAKAGE; ON-CHIP TEMPERATURE DISTRIBUTION; POWER DISSIPATION;

BUFFER STORAGE; ELECTRIC POWER UTILIZATION; LEAKAGE CURRENTS; OPTIMIZATION; THERMAL EFFECTS;

ENERGY DISSIPATION;

EID: 33748531287     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.104     Document Type: Conference Paper

References (19)

1. International technology roadmap for semiconductors, http://public.itrs. net/Files/2003ITRS/Home2003.htm, 2003.
2. N. Kim, D. Blaauw and T. Mudge, "Leakage power optimization techniques for ultra deep sub-micron multi-level caches," Proc. of IEEE/ACM Intl. Conf. CAD, 2003.
3. K. Roy, "Leakage power reduction in low-voltage CMOS designs," Proc. Intl. Conf. Electron., Circuits Syst., 1998.
4. H. Makino et al, "An auto-backgate-controlled MT-CMOS circuit," Proc. Symp. VLSI Circuits, 1998.
5. th Intl. Conf. VLSI Design, 2002.
6. L. He, W. Liao and M. Stan, "System level leakage reduction considering interdependence of temperature and leakage," Proc. of IEEE/ACM Design Automation Conf., 2004.
7. K. Skadron et al, "Temperature-aware microarchitecture," Proc. of 301 Annual Intl. Symposium on Computer Architecture, 2003.
8. dd: A circuit technique to reduce leakage in deep-submicron cache memories," Proc. Intl. Symp. Low-Power Electron. Design, 2000.
9. H. Hanson, et al, "Static energy reduction techniques for microprocessor caches," IEEE Tran. On VLSI, vol. 11, no. 3, pp. 303-313, June 2003.
10. P. Li, L. Pileggi, M, Ashighi and R. Chandra, "Efficient full-chip thermal modeling and analysis," Proc. of IEEE/ACM Intl. Conf. on Computer-Aided Design, Nov. 2004.
11. Y. Cheng, C. Tsai, C. Teng and S. Kang, "Electrothermal analysis of VLSI systems," Kluwer Academic Publishers, 2000.
12. A. Agarwal, C. Kim, S. Mukhopadhyay and K. Roy, "Leakage in nano-scale technologies: mechanisms, impact and design considerations," Proc. of IEEE/ACM DAC, 2004.
13. N. Kim, K. Flautner, D. Blaauw and T. Mudge, "Circuit and microarchitectural techniques for reducing cache leakage power," IEEE Tran. On VLSI, vol. 12, no. 2, Feb 2004.
14. A. Chandrakasan, W. Bowhill and F. Fox, Design of high-performance microprocessors circuits, IEEE Press, 2001.
15. D. Burger and T. Austin, "The Simplescalar Tool Set Version 2.0," Comput. Sci. Dept., Univ. Wisconsin-Madison, 1997.
16. G. Kromann, "Thermal management of a C4/ceramic-ballgrid array: the Motorola PowerPC 603TM and PowerPC 604TM RISC microprocessors," 12th Semiconductor Thermal Measurement and Management Symposium, 1996.
17. P. Shivakumar and N. Jouppi, "CACTI 3.0: an integrated cache timing, power, and area model," http://research.compaq.com/wrl/people/jouppi/ cacti3.pdf.
18. Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," Proc. of IEEE CICC, 2000.
19. J. Hennessy, D. Patterson and D. Goldberg, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers, 2003.