메뉴 건너뛰기




Volumn 13, Issue 2, 2011, Pages 294-305

Source/drain technologies for the scaling of nanoscale CMOS device

Author keywords

Nanoscale CMOS device; Raised source drain; Schottky barrier source drain; Ultra shallow junction

Indexed keywords

LITHOGRAPHY; NANOTECHNOLOGY; SCHOTTKY BARRIER DIODES; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DOPING; SEMICONDUCTOR JUNCTIONS;

EID: 79251617242     PISSN: 12932558     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.solidstatesciences.2010.12.002     Document Type: Review
Times cited : (10)

References (78)
  • 35
    • 79251622858 scopus 로고    scopus 로고
    • VLSI technology, 2009 Digest of technical Papers 2009 Symposium on
    • T.Y. Koichi Yako, Kazuya Uejima, Takashi Hase and Masami Hane (2009), VLSI technology, 2009 Digest of technical Papers 2009 Symposium on:160-161.
    • (2009) Takashi Hase and Masami Hane , pp. 160-161
    • Koichi Yako, T.Y.1    Uejima, K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.