Multiprocessor systems on chip: Design space exploration

Multiprocessor Systems on Chip: Design Space Exploration

Volumn , Issue , 2011, Pages 1-189

  Kempf, Torsten ^a   Ascheid, Gerd ^a   Leupers, Rainer ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84891986640     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4419-8153-0     Document Type: Book

References (308)

1. Informa Telecoms & Media. http://www.informatm.com/.
2. M.Woh, Y. Lin, S. Seo, S.Mahlke, T.Mudge, C. Chakrabarti, R. Bruce, D. Kershaw, A. Reid, M. Wilder, and K. Flautner. From SODA to Scotch: The evolution of a wireless baseband processor. In MICRO '08: Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, pages 152-163, Washington, DC, USA, 2008. IEEE Computer Society.
3. G.E. Moore. Progress in digital electronics. Technical Digest of the International Electron Devices Meeting, IEEE Press, New York, 1975.
4. R.H. Dennard, F.H. Gaensslen, V.L. Rideout, E. Bassous, and A.R. LeBlanc. Design of ionimplanted MOSFET's with very small physical dimensions. IEEE Journal of Solid-State Circuits, 9(5):256-268, Oct. 1974.
5. G. Smith. Crisis of complexity. In Gartner Dataquest briefing, 40th Design Automation Conference (DAC), June 2003.
6. J. Mitola, III. Cognitive radio for flexible mobile multimedia communications. Mobile Networks and Applications, 6(5):435-441, 2001.
7. A. Jerraya and W. Wolf. Multiprocessor Systems-on-Chips (The Morgan Kaufmann Series in Systems on Silicon). Morgan Kaufmann, Los Altos, CA, Sept. 2004.
8. International Telecommunication Union (ITU). http://www.itu.int/, Jan. 2011.
9. European Telecommunications Standards Institute (ETSI). http://www.etsi.org/, Jan. 2011.
10. IEEE. http://www.etsi.org/, Jan. 2011.
11. H. Zimmermann. OSI reference model-The ISO model of architecture for open systems interconnection. COM, 28(4), April 1980.
12. Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Wireless Personal Area Networks (WPANs). IEEE Std. 802.15.1-2002, 2002.
13. IEEE Standard for Information technology-Telecommunications and information exchange between systems-Local and metropolitan area networks-Specific requirements-PART 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications. IEEE Std 802.11-2007 (Revision of IEEE Std 802.11-1999), pages C1-C1184, Dec. 2007.
14. Apple Inc. http://www.apple.com/, Dec. 2007.
15. P. Mannion. Under the Hood: Inside the Apple iPhone. EE Times, http://www.eetimes.com/news/latest/showArticle.jhtml?articleID=200001811, Jan. 2007.
16. U. Ramacher. Software-defined radio prospects for multistandard mobile phones. Computer, 40(10):62-69, 2007.
17. LANMAN Standards Commitee of the IEEE Computer Society. IEEE Std 802.11a-1999, PART 11:Wireless LANMedium Access Control (MAC) and Physical Layer (PHY) Specifications: High Speed Physical Layer in the 5 GHz Band. 1999.
18. CoWare. SPD WLAN Library Reference (SPD2006.1), Feb. 2007.
19. G. Kahn. The semantics of a simple language for parallel programming. In J.L. Rosenfeld, editor, Information Processing '74: Proceedings of the IFIP Congress, pages 471-475. North-Holland, New York, NY, 1974.
20. E.A. Lee and D.G. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9):1235-1245, 1987.
21. Z. Chamski. Parallelism and physical time constraints in multimedia applications, or another view on iterators (and arrays). In Synchron'03, Luminy, Dec. 2003.
22. J.D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Krueger, A.E. Lefohn, and T.J. Purcell. A survey of general-purpose computation on graphics hardware. Computer Graphics Forum, 26(1):80-113, 2007.
23. T. Wiegand, G.J. Sullivan, G. Bjontegaard, and A. Luthra. Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7):560-576, July 2003.
24. J.L. Hennessy and D.A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Los Altos, CA, 4th ed. 2007.
25. C. Hammerschmidt. Intel starts foray into SoC market. Technical report, July 2008.
26. R.Weinreich and J. Sametinger. Component-Based Software Engineering: Putting the Pieces Together. Addison-Wesley Longman Publishing Co., Inc., Reading, MA, 2001.
27. Unified Modeling Language (UML). http://www.uml.org, Jan. 2011.
28. T. Kogel and H. Meyr. Heterogeneous MP-SoC-The solution to energy-efficient signal processing. In Design Automation Conference (DAC), San Diego, USA, June 2004.
29. J.M. Rabaey. Wireless beyond the third generation-facing the energy challenge. In International Symposium on Low Power Electronics and Design, pages 1-3, 2001.
30. M. Gries and K. Keutzer. Building ASIPs: The Mescal Methodology. Springer, Berlin, Heidelberg, 2005.
31. E.M. Witte, T. Kempf, V. Ramakrishnan, and G. Ascheid, RWTH Aachen University, Germany; M. Adrat and M. Antweiler, DePARTment of FKIE/KOM, Wachtberg, Germany. SDR Baseband Processing Portability: A Case Study. In 5th Karlsruhe Workshop on Software Radios (WSR'08), Karlsruhe, Germany, March 2008.
32. W.O. Cesario, D. Lyonnard, G. Nicolescu, Y. Paviot, S. Yoo, A.A. Jerraya, L. Gauthier, and M. Diaz-Nava. Multiprocessor SoC platforms: A component-based design approach. IEEE Design and Test of Computers, 19(6):52-63, Nov./Dec. 2002.
33. A. Sangiovanni-Vincentelli. Defining platform-based design. EEDesign of EETimes, Feb. 2002.
34. ARM. AMBA System Architecture. http://www.arm.com/, Jan. 2011.
35. IBM CoreConnect bus cores. http://www.ibm.com/, Jan. 2011.
36. Arteris Unveils Strategy, Technology for enabling Network on Chip (NoC) Design. Press Release, March 2003.
37. Texas Instruments. TI OMAP. http://focus.ti.com/docs/prod/folders/print/ omap3530.html, Jan. 2011.
38. Texas Instruments Inc. OMAP 4430 Platform. http://focus.ti.com/en/ graphics/wtbu/OMAP4430-tn.gif, Jan. 2011.
39. J. Kunkel. MPSoC IP integration and interoperability challenges. In 8th International Forum on Application-Specific Multi-Processor SoC, June 2008.
40. J.A. de Oliveira and H. van Antwerpen. The Philips Nexperia digital video platform. In G. Martin and H. Chang, editors, Winning the SoC Revolution: Experiences in Real Design, Kluwer Academic Publishers, Boston, 2003.
41. Imagination Technologies Ltd. POWERVR Graphics IP, http://www.imgtec.com/ , Jan. 2011.
42. B. Bailey, G. Martin, and A. Piziali. ESL Design and Verification. Morgan Kaufmann, Los Altos, CA, 1st ed., 2007.
43. J. Tourley. Survey says: software tools more important than chips, April 2005.
44. S.W. Smith. The Scientist and Engineer's Guide to Digital Signal Processing. California Technical Publishing, San Diego, CA, USA, 1997.
45. J.A. Fisher. Very long instruction word architectures and the ELI-512. In ISCA '83: Proceedings of the 10th Annual International Symposium on Computer Architecture, pages 140-150, Los Alamitos, CA, USA, 1983. IEEE Computer Society Press.
46. M. Flynn. Very high-speed computing systems. Proceedings of the IEEE, 54:1901-1909, Dec. 1966.
47. W.M. Johnson. Superscalar Microprocessors Design. Prentice Hall PTR, Englewood, Cliffs, NJ, 1990.
48. Tensilica. http://www.tensilica.com/, 2002.
49. A. Hofmann, H. Meyr, and R. Leupers. Architecture Exploration for Embedded Processors with LISA. PhD thesis, RWTH Aachen, 2002. ISBN 1-4020-7338-0.
50. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: A language for architecture exploration through compiler/simulator retargetability. In Proceedings of the Design Automation and Test in Europe Conference and Exhibition 1999, pages 485-490, 1999.
51. M. Hohenauer, H. Scharwaechter, K. Karuri, O. Wahlen, T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, and H. van Someren. A methodology and tool suite for C compiler generation from ADL processor models. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE), Paris, France, Feb. 2004.
52. A. Wang, E. Killian, D. Maydan, and C. Rowen. Hardware/software instruction set configurability for system-on-chip processors. In DAC '01: Proceedings of the 38th conference on Design automation, pages 184-188, New York, NY, USA, 2001. ACM.
53. S. Hauck and A. Dehon, editors. Reconfigurable computing: The theory and practice of FPGA-based computation. Systems on Silicon.Morgan Kaufmann, Los Altos, CA, Nov. 2007.
54. Stretch Inc. http://www.stretchinc.com/, Jan. 2011.
55. A. Chattopadhyay, R. Leupers, H. Meyr, and G. Ascheid. Language-driven Exploration and Implementation of PARTially Re-configurable ASIPs. Springer Publishing Company, Incorporated, Berlin (Heidelberg/New York), 2008.
56. R. Leupers, K. Karuri, S. Kraemer, and M. Pandey. A design flow for configurable embedded processors based on optimized instruction set extension synthesis. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), Munich, Germany, March 2006.
57. IEEE Standard VHDL Language Reference Manual. IEEE Std 1076, March 1987.
58. IEEE standard Verilog hardware description language. IEEE Std. 1364-2001, 2001.
59. T. Vogt and N. Wehn. A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(10):1309-1320, Oct. 2008.
60. T. Kempf, E.M.Witte, V. Ramakrishnan, G. Ascheid, M. Adrat, and M. Antweiler. A practical view of SDR baseband processing portability. In Software Defined Radio Technical Conference (SDR'08), Washington, USA, Oct. 2008.
61. DSP-C Website. http://www.dsp-c.org/, Jan. 2011.
62. DSP-C Specification. http://www.open-std.org/JTC1/SC22/WG14/www/docs/ n854.pdf, Oct. 1998.
63. ISO/IECWorking Group JTC1/SC22/WG14. Programming languages-C-Extensions to support embedded processors. Sep. 2007.
64. R. Leupers. C compiler retargeting. In Ienne, P. and Leupers, R. editors, Customizable Embedded Processors: Design Technologies and Applications. Morgan Kaufmann, Los Altos, CA, July 2006. Series in Systems on Silicon, ISBN 0-1236-9526-0.
65. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Ö berg, M. Millberg, D. Lindqvist. Network on a chip: An architecture for billion transistor era. In Norchip Conference, pages 166-173, November 2000.
66. OCP IP. http://www.ocpip.org/, Jan. 2011.
67. E. Salminen, A. Kulmala, and T.D. Hamalainen. Survey of Network-on-chip Proposals. White paper, OCP-IP, April 2008. Available online (13 pages).
68. J.D. Owens, W.J. Dally, R. Ho, D.N. Jayasimha, S.W. Keckler, and L.-S. Peh. Research challenges for on-chip interconnection networks. IEEE Micro, pages 96-108, Sep.-Oct. 2007.
69. A. Jantsch and H. Tenhunen, editors. Networks on chip. Kluwer Academic Publishers, Hingham, MA, USA, 2003.
70. P. Grun, A. Nicolau, and N. Dutt. Memory Architecture Exploration for Programmable Embedded Systems. Kluwer Academic Publishers, Norwell, MA, USA, 2002.
71. T. Vogt and N. Wehn. A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), pages 38-43, New York, NY, USA, 2008. ACM.
72. BDTI Inc. Evaluating the DSP Capabilities of the Cortex-R4. Inside DSP, 2007.
73. M. Speth, H. Dawid, and F. Gersemsky. Design and verification challenges for 3G/3.5G/4G wireless baseband MPSoCs. In MPSoC'08, June 2008.
74. K. Deb. Multi-Objective Optimization using Evolutionary Algorithms. Wiley-Interscience Series in Systems and Optimization. Wiley, Chichester, 2001.
75. C.M. Christensen. The innovator's dilemma: When new technologies cause great firms to fail. Harvard Business School Press, Boston, MA, USA, 1997.
76. B. Kienhuis, E. Deprettere, K. Vissers, and P. Van Der Wolf. An approach for quantitative analysis of application-specific dataflow architectures. In Proceedings of the IEEE Conference on Application Specific Architectures and Processors, 1997.
77. M. Gries. Methods for Evaluating and Covering the Design Space during Early Design Development. Technical Report UCB/ERL M03/32, Electronics Research Lab, University of California at Berkeley, Aug. 2003.
78. IEEE standard computer dictionary. A compilation of IEEE standard computer glossaries. IEEE Std 610, pages-, Jan. 1991.
79. A. Jantsch. Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003.
80. S. Edwards, L. Lavagno, E.A. Lee, and A. Sangiovanni-vincentelli. Design of embedded systems: Formal models, validation, and synthesis. In Proceedings of the IEEE, pages 366-390, 1997.
81. E.A. Lee and A. Sangiovanni-Vincentelli. Comparing models of computation. In ICCAD '96: Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, Washington, DC, USA, 1996. IEEE Computer Society.
82. G.S. Fishman. Principles of Discrete Event Simulation. Wiley, New York, NY, USA, 1978.
83. E.A. Lee and T.M. Parks. Dataflow Process Networks. pages 59-85, 2002.
84. A.L. Davis and R.M. Keller. Data flow program graphs. Computer, 15(2):26-41, Feb. 1982.
85. E.A. Lee and D.G. Messerschmitt. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, 36(1):24-35, 1987.
86. S. Sriram and S.S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, Inc., New York, NY, USA, 2000.
87. J.T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory using the Token Flow Model. PhD thesis, EECS UC Berkeley, 1993.
88. T. Grötker, R. Schoenen, and H. Meyr. PCC: A Modeling Technique for Mixed Control/Data Flow Systems. pages 482-486, Mar. 1997.
89. R. Milner. A Calculus of Communicating Systems. Springer-Verlag New York, Inc., Secaucus, NJ, USA, 1982.
90. C.A.R. Hoare. Communicating sequential processes. Communications of the ACM, 21(8):666-677, 1978.
91. Specification and Description Language, 1987. ITU-T Recommendation Z. 100.
92. P. Le Guernic, A. Benveniste, P. Bournai, and T. Gautier. Signal-A data flow-oriented language for signal processing. IEEE Transactions on Acoustics, Speech and Signal Processing, 34(2):362-374, April 1986.
93. N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous data flow programming language LUSTRE. Proceedings of the IEEE, 79(9):1305-1320, Sept. 1991.
94. G. Berry. The Foundations of Esterel. pages 425-454, MIT Press, Cambridge, MA, 2000.
95. F. Maraninchi. The Argos language: graphical representation of automata and description of reactive systems. In IEEE Workshop on Visual Languages, Kobe, Japan, Oct. 1991.
96. R. Lipsett, C.A. Ussery, and C.F. Schaefer. VHDL, Hardware Description and Design. Kluwer Academic Publishers, Norwell, MA, USA, 1993.
97. T. Grötker, S. Liao, G. Martin, S. Swan. System Design with SystemC. Kluwer Academic Publishers, Dordrecht (Hingham, MA), 2002.
98. W.Wolf. A decade of hardware/software codesign. IEEE Computer, 36(4):38-43, April 2003.
99. S.A. Edwards, L. Lavagno, E.A. Lee, and A. Sangiovanni-Vincentelli. Design of embedded systems: Formal models, validation, and synthesis. Proceedings of the IEEE, 85(3):366-390, March 1997.
100. T. Kogel, R. Leupers, and H. Meyr. Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms. Springer-Verlag New York, Inc., Secaucus, NJ, USA, 2006.
101. J.A. Rowson. Hardware/Software Co-Simulation. In Proceedings of the Design Automation Conference (DAC), 1994.
102. J. Buck, S. Ha, E.A. Lee, and D.G. Messerschmitt. Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. Kluwer Academic Publishers, Norwell, MA, USA, 2002.
103. F. Balarin, P.D. Giusto, A. Jurecska, C. Passerone, E. Sentovich, B. Tabbara, M. Chiodo, H. Hsieh, L. Lavagno, A. Sangiovanni-Vincentelli, and K. Suzuki. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Springer-Verlag Gmbh, Berlin Heidelberg, 1997.
104. G. Martin and J.-Y. Brunel. Platform-based co-design and co-development: Experience methodology and trends. In Electronic Design Process Workshop, Monterey, CA, USA, 2002.
105. Synopsys System Studio. http://www.synopsys.com/, Jan. 2011.
106. Mentor Graphics Seamless. http://www.mentor.com/, Jan. 2011.
107. W. Mueller, J. Ruf, D. Hoffmann, J. Gerlach, T. Kropf, and W. Rosenstiehl. The simulation semantics of SystemC. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), 2001.
108. A. Müller, T. Kogel, and G. Post. Methodology for ATM-Cell processing system design. In 12th Annual 1999 IEEE International ASIC/SOC Conference, Washington, DC, Sept. 1999.
109. R.K. Gupta, C.N. Coelho Jr., and G. De Micheli. Synthesis and simulation of digital systems containing interacting hardware and software components. In DAC '92: Proceedings of the 29th ACM/IEEE conference on Design automation, pages 225-230, Los Alamitos, CA, USA, 1992. IEEE Computer Society Press.
110. R. Ernst, J. Henkel, and T. Benner. Hardware-software cosynthesis for microcontrollers. IEEE Design and Test of Computers, 10(4):64-75, Dec. 1993.
111. J. Madsen, J. Grode, P.V. Knudsen, M.E. Petersen, and A. Haxthausen. LYCOS: The Lyngby co-synthesis system. Design Automation of Embedded Systems, 2(2):195-236, 1997.
112. T.B. Ismail, M. Abid, and A. Jerraya. COSMOS: A codesign approach for communicating systems. In Third International Workshop on Hardware/Software Codesign, pages 17-24, Silver Spring, MD, Sept. 1994. IEEE Computer Society Press.
113. T.-Y. Yen and W. Wolf. Communication synthesis for distributed embedded systems. In ICCAD '95: Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, pages 288-294, Washington, DC, USA, 1995. IEEE Computer Society.
114. K. Lahiri, A. Raghunathan, and S. Dey. Fast performance analysis of bus-based system-onchip communication architectures. In Proceedings of the IEEE International Conference on Computer Aided Design, 1999.
115. D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. De Micheli. Noc synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems, 16(2):113-129, Feb. 2005.
116. D. Bertozzi and L. Benini. Xpipes: A network-on-chip architecture for gigascale systems-onchip. IEEE Circuits and Systems Magazine, 4(2):18-31, 2004.
117. S. Murali and G. De Micheli. SUNMAP: A tool for automatic topology selection and generation for NoCs. In DAC '04: Proceedings of the 41st Annual Conference on Design Automation, pages 914-919, New York, NY, USA, 2004. ACM.
118. K. Van Rompaey, D. Verkest, I. Bolsens, and H. DeMan. CoWare-A design environment for heterogeneous hardware/software systems. In Proceedings of the European Design Automation Conference (EuroDAC), 1996.
119. F. Balarin, Y.Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli. Metropolis: An integrated electronic system design environment. IEEE Computer, 36(4): 45-52, April 2003.
120. F. Balarin, L. Lavagno, C. Passerone, and Y. Watanabe. Processes, interfaces and platforms. Embedded software modeling in Metropolis. In Proceedings of EMSOFT'02, October 2002.
121. P. Lieverse, P. Van Der Wolf, E. Deprettere, and K. Vissers. A methodology for architecture exploration of heterogeneous signal processing systems. In Proceedings of IEEE Workshop on Signal Processing Systems SiPS 99, pages 181-190, 1999.
122. E. Deprettere P. Lieverse, P. Van Der Wolf, and K. Vissers. A methodology for architecture exploration of heterogeneous signal processing systems. Journal of VLSI Signal Processing for Signal, Image and Video Technology, 29(3):197-207, Nov. 2001.
123. E.A. de Kock, W.J.M. Smits, P. Van Der Wolf, J.-Y. Brunel, W.M. Kruijtzer, P. Lieverse, K.A. Vissers, and G. Essink. YAPI: Application modeling for signal processing systems. In Proceedings of the Design Automation Conference (DAC), pages 402-405. ACM Press, New York, 2000.
124. A.D. Pimentel, L.O. Hertzberger, P. Lieverse, P. Van Der Wolf, and E.F. Deprettere. Exploring embedded-systems architectures with artemis. IEEE Computer, 34(11):57-63, Nov. 2001.
125. S. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 55(2):99-112, 2006. Andy D. Member-Pimentel and Cagkan Erbas.
126. A.D. Pimentel and C. Erbas. An IDF based trace transformation method for communication refinement. In Proceedings of the Design Automation Conference (DAC), June 2003.
127. C. Erbas, S.C. Erbas, and A.D. Pimentel. A multiobjective optimization model for exploring multiprocessor mappings of process networks. In Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Oct. 2003.
128. V.D. Zivkovic, E. Deprettere, P. Van Der Wolf, and E. de Kock. Design space exploration of streaming multiprocessor architectures. In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS '02), pages 228-234, Oct. 2002.
129. H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. Deprettere. Daedalus: Toward composable multimedia mp-soc design. In DAC '08: Proceedings of the 45th Annual Conference on Design Automation, pages 574-579, New York, NY, USA, 2008. ACM.
130. M.J. Rutten, J.T.J. van Eijndhoven, E.G.T. Jaspers, P. van derWolf, O.P. Gangwal, A. Timmer, and E.-J.D. Pol. A heterogeneous multiprocessor architecture for flexible media processing. IEEE Design and Test of Computers, 19(4):39-50, July/Aug. 2002.
131. J.M. Paul and D.E. Thomas. A layered, codesign virtual machine approach to modeling computer systems. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), 2002.
132. A.S. Cassidy, J.M. Paul, and D.E. Thomas. Layered, multi-threaded, high-level performance design. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), 2003.
133. J.M. Paul, A. Bobrek, J.E. Nelson, J.J. Pieper, and D.E. Thomas. Schedulers as model-based design elements in programmable heterogeneous multiprocessors. In Proceedings of the Design Automation Conference (DAC), 2003.
134. S. Mahadevan, M. Storgaard, J. Madsen, and K. Virk. ARTS: A system-level framework for modeling MPSoC components and analysis of their causality. In Proceedings of MASCOTS' 05, pages 480-483, Sept. 2005.
135. J. Madsen, S. Mahadevan, K. Virk, and M. Gonzalez. Network-on-chip modeling for systemlevel multiprocessor simulation. In RTSS '03: Proceedings of the 24th IEEE International Real-Time Systems Symposium, page 265, Washington, DC, USA, 2003. IEEE Computer Society.
136. J. Madsen, K. Virk, and S. Mahadevan. Abstract system-on-chip modelling in systemc. In European SystemC Users Group Meeting (DATE 2004), April 2004.
137. K. Virk, J. Madsen, and M.J. Gonzalez. Abstract RTOS modelling for multiprocessor systemon-chip. In International Symposium on System-on-Chip, pages 147-150, New York. IEEE, Nov. 2003.
138. E. Bensoudane, P.G. Paulin, and C. Pilkington. StepNP: A system-level exploration platform for network processors. IEEE Design and Test of Computers, 19(6):17-26, Nov.-Dec. 2002.
139. R. Morris, E. Kohler, J. Jannotti, and M.F. Kaashoek. The Click modular router. SIGOPS Operating Systems Review, 33(5):217-231, 1999.
140. K. Keutzer N. Shah, and W. Plishker. NP-Click: A programming model for the Intel IXP1200. In 2nd Workshop on Network Processors (NP-2) at the 9th International Symposium on High Performance Computer Architecture (HPCA-9), Anaheim, CA, Feb. 2003.
141. F.R. Wagner, W. Ceśario, and A.A. Jerraya. Hardware/software IP integration using the ROSES design environment. Transaction on Embedded Computing System, 6(3):17, 2007.
142. R. Dömer. System-level Modeling and Design with the SpecC Language. PhD thesis, University Dortmund, 2000.
143. Open SystemC Initiative (OSCI), http://www.systemc.org, Jan. 2011.
144. SpecC Technology Consortium. http://www.specc.org, 2002.
145. Standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language. IEC 62530:2007 (E), pages 1-668, 2007.
146. P.L. Flake and S.J. Davidmann. Superlog, a unified design language for system-on-chip. In Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), pages 583-586, New York, NY, USA, 2000. ACM.
147. W. Müller, W. Rosenstiel, and J. Ruf, editors, SystemC-Methodologies and Applications, Kluwer Academic Publishers, Dordrecht, June 2003.
148. K. Keutzer, S. Malik, A.R. Newton, J.M. Rabaey, and A. Sangiovanni-Vincentelli. Systemlevel design: Orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1523-1543, Dec. 2000.
149. D.C. Black and J. Donovan. SystemC from the Ground up. Kluwer Academic Publishers, Dordrecht, 2004.
150. M. Birnbaum and H. Sachs. How VSIA answers the SOC dilemma. IEEE Computer, 32(6):42-50, Jun 1999.
151. T. Kogel, A. Haverinen, and J. Aldis. OCP TLM for Architectural Modeling, OCP-IP, http://www.ocpip.org/. Technical report, 2005.
152. Open Core Protocol International PARTnership (OCP-IP). OCP datasheet, http://www.ocpip.org Jan. 2011.
153. Open SystemC Initiative (OSCI). Transaction Level Modeling (TLM) Library, Release 2.0, 2008.
154. E.M. Witte, T. Kempf, V. Ramakrishnan, and G. Ascheid, RWTH Aachen University, Germany; M. Adrat and M. Antweiler, DePARTment of FKIE/KOM, Wachtberg, Germany. A seamless software defined radio development flow for waveform and prototype debugging. In 02/2008 Journal of Telecommunications and Information Technology (JTIT), Warsaw, Poland, 2008.
155. G.R. Hellestrand. The revolution in systems engineering. IEEE Spectrum, 36(9):43-51, Sept. 1999.
156. K. Keutzer, A.R. Newton, J.M. Rabaey, and A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. IEEE Journal of Computer Aided Design, 19(12):1523-1543, 2000.
157. Synopsys DesignWare IP. http://www.synopsys.com, Jan. 2011.
158. CoWare Model Library. http://www.coware.com/, Jan. 2011.
159. Doulos. http://www.doulos.com/, Jan. 2011.
160. G. Braun, A. Nohl, A. Hoffmann, O. Schliebusch, R. Leupers, and H. Meyr. A universal technique for fast and flexible instruction-set architecture simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(12):1625-1639, Dec. 2004.
161. A.Wieferink, H.Meyr, and R. Leupers. Retargetable Processor System Integration intoMulti-Processor System-on-Chip Platforms. Springer Publishing Company, Inc., Berlin, Heidelberg, 2008.
162. L. Gao, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. A fast and generic hybrid simulation approach using C virtual machine. In Proceedings of the Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '07), Salzburg, Austria, Oct. 2007.
163. M. Burtscher and I. Ganusov. Automatic synthesis of high-speed processor simulators. In 37th International Symposium on Microarchitecture, 2004. MICRO-37 2004., pages 55-66, Dec. 2004.
164. J. Zhu and D.D. Gajski. A retargetable, ultra-fast instruction set simulator. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), page 62, New York, NY, USA, 1999. ACM.
165. A. Nohl, G. Braun, A. Hoffmann, O. Schliebusch, R. Leupers, and H. Meyr. A universal technique for fast and flexible instruction-set architecture simulation. In Proceedings of the Design Automation Conference (DAC), 2002.
166. B. Cmelik and D. Keppel. Shade: A fast instruction-set simulator for execution profiling. In SIGMETRICS '94: Proceedings of the 1994 ACMSIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 128-137, New York, NY, USA, 1994. ACM.
167. W. Qin, J. D'Errico, and X. Zhu. A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation. In Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pages 193-198, New York, NY, USA, 2006. ACM.
168. M. Reshadi, P. Mishra, and N. Dutt. Instruction set compiled simulation: A technique for fast and flexible instruction set simulation. In DAC '03: Proceedings of the 40th Conference on Design Automation, pages 758-763, New York, NY, USA, 2003. ACM.
169. N.P. Topham and D. Jones. High speed CPU simulation using JIT binary translation. In 3rd Annual Workshop on Modeling, Benchmarking and Simulation, held in Conjunction with ISCA-34, San Diego CA, USA, June 2007.
170. K. Torsten, K. Kingshuk, and G. Lei. Software instrumentation. In B. Wah, editor, Wiley Encyclopedia of Computer Science and Engineering, Wiley, Hoboken, Dec. 2008.
171. CoWare Platform Architect. http://www.coware.com/, Jan. 2011.
172. The Eclipse Foundation. Eclipse IDE. http://www.eclipse.org/, Jan. 2011.
173. CoWare Platform Creator. http://www.coware.com/, Jan. 2011.
174. ARM Ltd. ARM Embedded Processors. http://www.arm.com/, Jan. 2011.
175. T. Kogel, M. Doerper, T. Kempf, A.Wieferink, R. Leupers, G. Ascheid, and H. Meyr. Virtual architecture mapping: A systemc based methodology for architectural exploration of systemon-chip designs. In SAMOS, pages 138-148, 2004.
176. Synopsys. Synopsys Innovator. http://www.synopsys.com/, Jan. 2011.
177. Carbon Design Systems Inc. http://carbondesignsystems.com/, Jan. 2011.
178. Virtutech Simics. http://www.virtutech.com/, Jan. 2011.
179. VaSt Systems. http://www.vastsystems.com/, Jan. 2011.
180. Triton Tuner. Poseidon, http://www.poseidon-systems.com/, Jan. 2011.
181. Open Virtual Platforms (OVP). http://www.ovpworld.org/, Jan. 2011.
182. GreenSocs. http://www.greensocs.com/, Jan. 2011.
183. M. Coppola, S. Curaba, M.D. Grammatikakis, G. Maruccia, and F. Papariello. The OCCN user manual. Technical report, Dec. 2003.
184. M. Coppola, S. Curaba, M.D. Grammatikakis, G. Maruccia, and F. Papariello. Occn: A network-on-chip modeling and simulation framework. In Proceedings of Design, Automation and Test in Europe Conference and Exhibition, volume 3, pages 174-179 Vol.3, 2004.
185. J.D. Ullman. NP-Complete Scheduling Problems. Journal of Computer and System Sciences, 10(3):384-393, 1975.
186. H. Kasahara and S. Narita. Practical Multiprocessor Scheduling Algorithms for Efficient Parallel Processing. IEEE Trans. Comput., 33(11):1023-1029, 1984.
187. V. Chaudhary and J.K. Aggarwal. A generalized scheme for mapping parallel algorithms. IEEE Transactions on Parallel and Distributed Systems, 4(3):328-346, March 1993.
188. E.D. Lazowska, J. Zahorjan, G.S. Graham, and K.C. Sevcik. Quantitative System Performance, Computer System Analysis Using Queuing Network Models: Computer Analysis Using Queuing Network Models. Prentice Hall, Englewood, Cliffs, NJ, Feb. 1984.
189. F. Baccelli, G. Cohen, G.J. Olsder, and J.-P. Quadrat. Synchronization and Linearity: An Algebra for Discrete Event Systems. Wiley, London, 2nd ed., Oct. 2001.
190. P. Thiran, J.-Y. Le Boudec. Network Calculus-A Theory of Deterministic Queuing Systems for the Internet. Springer-Verlag GmbH, Berlin, Heidelberg, Feb. 2007.
191. L. Thiele, S. Chakraborty, and M. Naedele. Real-time calculus for scheduling hard real-time systems. In Proceedings of the International Symposium on ISCAS 2000 Geneva, The 2000 IEEE Circuits and Systems, volume 4, pages 101-104, 2000.
192. L. Thiele, S. Chakraborty, M. Gries, A. Maxiaguine, and J. Greutert. Embedded software in network processors-models and algorithms. In Proceedings of the First Workshop on Embedded Software (EMSOFT), pages 416-434, Lake Tahoe, California, USA, Oct. 2001. Springer-Verlag.
193. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. A framework for evaluating design tradeoffs in packet processing architectures. In 39th Design Automation Conference (DAC 2002), pages 880-885, New Orleans LA, USA, June 2002. ACM.
194. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. Design space exploration of network processor architectures. In Network Processor Design: Issues and Practices, Volume 1, pages 55-89. 2002.
195. S. Chakraborty, S. Künzli, and L. Thiele. A general framework for analysing system properties in platform-based embedded system designs. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), pages 190-195, Munich, Germany, March 2003. IEEE.
196. K. Richter, D. Ziegenbein, M. Jersak, and R. Ernst. Bottom-up performance analysis of HW/SWplatforms. In Proceedings of the IFIP 17thWorld Computer Congress-TC10 Stream on Distributed and Parallel Embedded Systems DIPES '02, Deventer, The Netherlands, 2002 .
197. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis-The symTA/s approach. IEE Proceedings Computers and Digital Techniques, 152(2):148-166, 2005.
198. K. Richter. Compositional Scheduling Analysis Using Standard Event Models. PhD thesis, Technical University of Braunschweig, 2004.
199. S. Künzli. Efficient Design Space Exploration for Embedded Systems. PhD thesis, ETH Zurich, April 2006.
200. S. Chakraborty. System-Level Timing Analysis and Scheduling for Embedded Packet Processors. PhD thesis, ETH Zurich, April 2003.
201. P. Ienne. Analytical models of communication for MPSoCs. In MPSoC'08, June 2008.
202. P. Pop, P. Eles, Z. Peng, and T. Pop. Analysis and optimization of distributed real-time embedded systems. ACM Transactions on Design Automation of Electronic Systems, July 2006.
203. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop. Scheduling of conditional process graphs for the synthesis of embedded systems. In Proceedings of Design, Automation and Test in Europe, pages 132-138, 1998.
204. P. Eles, A. Doboli, P. Pop, and Z. Peng. Scheduling with bus access optimization for distributed embedded systems. IEEE Transactions on VLSI Systems, 8(5):472-491, 2000.
205. M. Bekooij, S. Parmar, and J. van Meerbergen. Performance guarantees by simulation of process. In SCOPES '05: Proceedings of the 2005 workshop on Software and compilers for embedded systems, pages 10-19, New York, NY, USA, 2005. ACM.
206. R.A. Uhlig and T.N. Mudge. Trace-driven memory simulation. ACM Computing Surveys, 29(2):128-170, June 1997.
207. W. Fornaciari, D. Sciuto, C. Silvano, and V. Zaccaria. A design framework to efficiently explore energy-delay tradeoffs. In Proceedings of the International Symposium on Hardware/Software Codesign (CODES), 2001.
208. T.D. Givargis, J. Henkel, and F. Vahid. Interface and cache power exploration for core-based embedded system design. In IEEE/ACM International Conference on Proceedings of the Digest of Technical Papers Computer-Aided Design 1999, pages 270-273, 1999.
209. M.A. Franklin and T. Wolf. A network processor performance and design model with benchmark parameterization. In Proceedings of Network Processor Workshop in Conjunction with Eighth International Symposium on High Performance Computer Architecture (HPCA-8), pages 63-74, Cambridge, MA, Feb. 2002.
210. K. Lahiri, K. Lahiri, A. Raghunathan, and S. Dey. Performance analysis of systems with multi-channel communication architectures. In Proceedings of the Thirteenth International Conference on VLSI Design, 2000.
211. M. Ariyamparambath, D. Bussagila, B. Reinkemeier, T. Kogel, and T. Kempf. A highly efficient modeling style for heterogeneous bus architectures. In International Symposium on System-on-Chip, Tampere (Finland), Nov. 2003.
212. T. Kogel, M. Doerper, A. Wieferink, R. Leupers, G. Ascheid, H. Meyr, and S. Goossens. A modular simulation framework for architectural exploration of on-chip interconnection networks. In The First IEEE/ACM/IFIP International Conference on HW/SW Codesign and System Synthesis, Newport Beach (California USA), Oct. 2003.
213. V.D. Zivkovic, P. Van Der Wolf, E.F. Deprettere, and E.A. de Kock. Design space exploration of streaming multiprocessor architectures. In Proceedings of IEEE International Workshop on Signal Processing Systems (SIPS), Oct. 2002.
214. A. Bobrek, J.J. Pieper, J.E. Nelson, J.M. Paul, and D.E. Thomas. Modeling shared resource contention using a hybrid simulation/analytical approach. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), page 21144, Washington, DC, USA, 2004. IEEE Computer Society.
215. T. Wolf and M.A. Franklin. Performance models for network processor design. IEEE Transactions on Parallel and Distributed Systems, 17(6):548-561, 2006.
216. M.A. Franklin and T.Wolf. Power considerations in network processor design. In Proceedings of Network Processor Workshop in Conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9), pages 10-22, Anaheim, CA, Feb. 2003.
217. S. Künzli, F. Poletti, L. Benini, and L. Thiele. Combining simulation and formal methods for system-level performance analysis. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), pages 236-241, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.
218. V. Pareto. Manuel d́economie politique. Bullitan of American Mathematical Society, 18: 462-474, 1912.
219. Synopsys Inc. http://www.synopsys.com, Jan. 2011.
220. Cadence Design Systems Inc. http://www.cadence.com/, Jan. 2011.
221. Magma Design Automation Inc. http://www.magma-da.com/, Jan. 2011.
222. J.A. Rowson and A. Sangiovanni-Vincentelli. Interface-Based Design. In Proceedings of the Design Automation Conference (DAC), 1997.
223. B. Kienhuis, E. Deprettere, K. Vissers, and P. van derWolf. An approach for quantitative analysis of application-specific dataflow architectures. In Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, pages 338-349, 1997.
224. W. Wolf. A decade of hardware/software codesign. Computer, 36(4):38-43, 2003.
225. S. Verdoolaege, H. Nikolov, and T. Stefanov. Pn: A tool for improved derivation of process networks. EURASIP Journal of Embedded Systems, 2007(1):19-19, 2007.
226. V. Reyes, T. Bautista, G. Marrero, P.P. Carballo, and W. Kruijtzer. CASSE: A system-level modeling and design-space exploration tool for multiprocessor systems-on-chip. In Proceedings of DSD, pages 476-483, Aug. 2004.
227. P. Van Der Wolf, E. de Kock, T. Henriksson, W. Kruijtzer, and G. Essink. Design and programming of embedded multiprocessors: An interface-centric approach. In Procedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pages 206-217, New York, NY, USA, 2004. ACM.
228. V. Reyes, W. Kruijtzer, T. Bautista, G. Alkadi, and A. Núnez. A unified system-level modeling and simulation environment for mpsoc design: Mpeg-4 decoder case study. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), pages 474-479, 3001 Leuven, Belgium, Belgium, 2006. European Design and Automation Association.
229. W. Tibboel, V. Reyes, M. Klompstra, and D. Alders. System-level design flow based on a functional reference for hw and sw. In Proceedings of the Design Automation Conference (DAC), pages 23-28, New York, NY, USA, 2007. ACM.
230. H. Nikolov, T. Stefanov, and E. Deprettere. Multi-processor system design with espam. In Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, pages 211-216, New York, NY, USA, 2006. ACM.
231. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System design using kahn process networks: The compaan/laura approach. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), page 10340, Washington, DC, USA, 2004. IEEE Computer Society.
232. K. Popovici, X. Guerin, F. Rousseau, P.S. Paolucci, and A.A. Jerraya. Platform-based software design flow for heterogeneous mpsoc. Transactions on Embedded Computing Systems, 7(4):1-23, 2008.
233. L. Gauthier, S. Yoo, and A.A. Jerraya. Automatic generation and targeting of applicationspecific operating systems and embedded systems software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(11):1293-1301, Nov. 2001.
234. G. Schirner and R. Dömer. Result-oriented modeling-A novel technique for fast and accurate tlm. IEEE Transactions on CAD of Integrated Circuits and Systems, 26(9):1688-1699, 2007.
235. G. Schirner, A. Gerstlauer, and R. Dömer. Automatic generation of hardware dependent software for mpsocs from abstract system specifications. In Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), pages 271-276, Los Alamitos, CA, USA, 2008. IEEE Computer Society Press.
236. C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubühr, A. Deyhle, A. Hadert, and J. Teich. A systemc-based design methodology for digital signal processing systems. EURASIP Journal Embedded Systems, 2007(1):15-15, 2007.
237. Xilinx. Platform studio and the edk. http://www.xilinx.com/, Jan. 2011.
238. CoFluent. http://www.cofluent.com, Jan. 2011.
239. F. Herrera and E. Villar. A framework for heterogeneous specification and design of electronic embedded systems in SystemC. ACM Transactions on Design Automation of Electronic Systems, 12(3):1-31, 2007.
240. F. Herrera, H. Posadas, P. Sanchez, and E. Villar. Systemic embedded software generation from systems. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), page 10142, Washington, DC, USA, 2003. IEEE Computer Society.
241. G. Behrmann, A. David, and K.G. Larsen. A tutorial on uppaal. In M. Bernardo and F. Corradini, editors, 4th International School on FormalMethods for the Design of Computer, Communication, and Software Systems, number 3185 in LNCS, pages 200-236. Springer-Verlag, Berlin, Heidelberg, Sept. 2004.
242. S. Künzli, A. Hamann, R. Ernst, and L. Thiele. Combined approach to system level performance analysis of embedded systems. In International Conference on Hardware Software Codesign CODES/ISSS, pages 63-68, Salzburg, Austria, 2007.
243. S. Perathoner, E.Wandeler, L. Thiele, A. Hamann, S. Schliecker, R. Henia, R. Racu, R. Ernst, and M.G. Harbour. Influence of different abstractions on the performance analysis of distributed hard real-time systems. Design Automation for Embedded Systems, 13(1):27-49, June 2009.
244. R. Alur and D.L. Dill. A theory of timed automata. Theoretical Computer Science, 126: 183-235, 1994.
245. M. Hendriks and M. Verhoef. Timed automata based analysis of embedded system architectures. In Proceedings of WPDRTS, pages 8 pp.-, April 2006.
246. ARC International. http://www.arc.com/, Jan. 2011.
247. MIPS Technologies Inc., Pro Series Family. http://www.mips.com/, Jan. 2011.
248. Target Compiler Technologies. http://www.retarget.com/, Jan. 2011.
249. R. Leupers. Code Optimization Techniques for Embedded Processors-Methods, Algorithms, and Tools. Kluwer Academic Publishers, Dordrecht, Nov. 2000. ISBN 0-7923-7989-6.
250. T. Kempf, M. Dörper, R. Leupers, G. Ascheid, and H. Meyr (ISS Aachen, DE); T. Kogel and B. Vanthournout (CoWare Inc., BE). A modular simulation framework for spatial and temporal task mapping onto multi-processor soc platforms. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), Munich, Germany, March 2005.
251. T. Kempf, E.M. Witte, O. Schliebusch, G. Ascheid, M. Adrat, and M. Antweiler. A concept for waveform description based SDR implementation. In 4th Karlsruhe Workshop on Software Radios (WSR'06), Karlsruhe, Germany, March 2006.
252. G. Schirner, A. Gerstlauer, and R. Domer. Abstract, multifaceted modeling of embedded processors for system level design. In Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), pages 384-389, 2007.
253. A. Bouchhima, I. Bacivarov, W. Youssef, M. Bonaciu, and A.A. Jerraya. Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration. In Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), pages 969-972, 2005.
254. A. Gerstlauer, H. Yu, and D.D. Gajski. RTOS modeling for system level design. In Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pages 130-135, 2003.
255. K. Karuri, M.A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Fine-grained application source code profiling for ASIP design. In 42nd Design Automation Conference, Anaheim, California, USA, June 2005.
256. T. Kempf, E.M. Witte, V. Ramakrishnan, G. Ascheid, M. Adrat, and M. Antweiler. SDR baseband processing portability: A case study. In SDR'08, Washington, D.C., USA, Oct. 2008.
257. D.B.West. Introduction to Graph Theory. Prentice Hall, Englewood, Cliffs, NJ, 2nd ed., Aug. 2000.
258. T. Kempf, E.M. Witte, V. Ramakrishnan, G. Ascheid, M. Adrat, and M. Antweiler. An SDR implementation concept based on waveform description. FREQUENZ: Journal of RFEngineering and Telecommunications, Berlin, (9-10), 2006.
259. Y.-K. Kwok and I. Ahmad. Static scheduling algorithms for allocating directed task graphs to multiprocessors. ACM Computer Survey, 31(4):406-471, 1999.
260. C.D. Locke, E.D. Jensen, and H. Toduda. A time-driven scheduling model for real-time operating systems. In IEEE Real-Time Systems Symposium, pages 112-122, 1985.
261. O. Moreira, F. Valente, and M. Bekooij. Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor. In EMSOFT '07: Proceedings of the 7th ACM and IEEE International Conference on Embedded Software, pages 57-66, New York, NY, USA, 2007. ACM.
262. J. Leung, L. Kelly, and J.H. Anderson. Handbook of Scheduling: Algorithms, Models, and Performance Analysis. CRC Press, Inc., Boca Raton, FL, USA, 2004.
263. A. Papoulis and S.U. Pillai. Probability, Random Variables and Stochastic Processes. McGraw-Hill, NY, USA, 4 ed., 2002.
264. The Multicore Association. Multicore Communications API Specification V1.063 (MCAPI), http://www.multicore-Association.org/, March 2008.
265. Poly Core Software. Poly-Messenger. www.polycoresoftware.com/, Dec. 2010.
266. Texas Instruments Inc. Dsp bios kernel. http://focus.ti.com/, Jan. 2011.
267. T. Kempf, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. RWTH Aachen University. A workbench for analytical and simulation based design space exploration of software defined radios. In VLSI Design Conference 2009, New Delhi, India, Jan. 2009.
268. D. Piergentili and D. Coupe. Esl methods for optimizing a multi-media phone chip. EDA Design Line, http://www.edadesignline.com/, May 2008.
269. T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW performance estimation framework for early System-Level-Design using fine-grained instrumentation. In Proceedings of the International Conference on Design, Automation and Test in Europe (DATE), Munich, Germany, March 2006.
270. L. Devroye. Non-Uniform Random Variate Generation. Springer Verlag, New York, 1986.
271. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis and transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO'04), Palo Alto, California, March 2004.
272. A. Bouchhima, P. Gerin, and F. Pétrot. Automatic instrumentation of embedded software for high level hardware/software co-simulation. In Proceedings of the Asia South Pacific Design Automation Conference (ASPDAC), pages 546-551, Piscataway, NJ, USA, 2009. IEEE.
273. A.S. Tanenbaum. Modern Operating Systems. Prentice Hall, Upper Saddle River, NJ, 2nd ed. 2001.
274. Xilinx. Microblaze processor reference guide. http://www.xilinx.com/, Jan. 2011.
275. J. Tourley. Survey says: Operating systems up for grabs. Technical report, Embedded Systems Design, Embedded.com, May 2005.
276. Linux Kernel. http://www.kernel.org/, Jan. 2011.
277. Portable Operating System Interface for uniX (POSIX). IEEE Standard 1003, http://standards.ieee.org/, Jan. 2011.
278. Common Object Request Broker Architecture (CORBA), http://www.corba.org/, Jan. 2011.
279. E. Lusk, W. Gropp, and A. Skjellum. Using mpi-portable parallel programming with the message-passing interface. Science Programme, 5(3):275-276, 1996.
280. Objective Interface Systems (OIS), Inc., ORBexpress Common Object Request Broker Architecture (CORBA), http://www.ois.com/, Jan. 2011.
281. A. Gill. Introduction to the Theory of Finite-State Machines. McGraw-Hill, New York, 1962.
282. T. Kogel, M. Doerper, T. Kempf, A. Wieferink, R. Leupers, and H. Meyr. Virtual architecture mapping: A systemc based methodology for architectural exploration of system-on-chips. In IJES, Vol. 3, Nr. 3, pages 150-159, 2008.
283. H. Schildt, American national standards institute, international organization for standardization, international electrotechnical commission, and ISO/IEC JTC 1. The Annotated ANSI C Standard: American National Standard for Programming Languages C: ANSI/ISO 9899-1990. 1990.
284. ISO/IEC 14882:2003: Programming languages: C++. 2003.
285. Virtual Platform CoWare. http://www.coware.com/, Jan. 2011.
286. Zeligsoft. http://www.zeligsoft.com/, Jan. 2011.
287. Communications Research Centre Canada (CRC). Scari Software Suite, http://www.crc.gc.ca/, Jan. 2011.
288. T. Kempf, E.M. Witte, V. Ramakrishnan, G. Ascheid, M. Adrat, and M. Antweiler. A Workbench for Waveform Description based SDR Implementation. In 2007 Software Defined Radio Technical Conference (SDR'07), Denver, USA, Nov. 2007.
289. Extensible Markup Language (XML). http://www.w3.org/, Jan. 2011.
290. Texas Instruments Inc. TMS320C55x DSP CPU Reference Guide (Rev. F). User Guide, Feb. 2004.
291. Texas Instruments Inc. TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide (Rev. H). User Guide, Oct. 2008.
292. Texas Instrument. DSP Libraries for TMS320C64x and TMS320C55x. http://www.ti.com/, Jan. 2011.
293. K. Kennedy and J.R. Allen. Optimizing Compilers for Modern Architectures: A Dependencebased Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002.
294. S.S.Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1997.
295. M. Hohenauer, R. Leupers, O. Wahlen, et al. An executable intermediate representation for retargetable compilation and high-level code optimization. In International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), 2003.
296. L. Gao, J. Huang, J. Ceng, R. Leupers, G. Ascheid, and H. Meyr. TotalProf: A fast and accurate retargetable source code profiler. In International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS 2009), Grenoble, France, 2009.
297. F. Petrot. Automatic timing annotation of native software for mpsoc simulation. In MPSoC' 08, June 2008.
298. The MathWorks Inc. MATLAB. http://www.mathworks.com/, Jan. 2011.
299. MIL-STD-188-110B DePARTement of Defense Interface Standard. April 2000.
300. H. Meyr, M. Moeneclaey, and S.A. Fechtel. Digital Communication Receivers: Synchronization, Channel Estimation and Signal Processing. Wiley, New York, Feb. 1997.
301. Tensilica Inc. Diamond Standard Processor Core Family Architecture. White Paper, July 2007.
302. A. Viterbi. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. IEEE Transactions on Information Theory, 13(2):260-269, 1967.
303. C. Berrou and A. Glavieux. Near optimum error correcting coding and decoding: Turbocodes. IEEE Transactions on Communications, 44(10):1261-1271, Oct. 1996.
304. Texas Instruments. TMS320C645x DSP Viterbi-Decoder Coprocessor 2 Reference Guide. http://www.ti.com/litv/pdf/spru972, April 2006.
305. Texas Instruments. DSP Libraries for TMS320C64x and TMS320C55x. http://www.ti.com/, Jan. 2011.
306. Texas Instruments. Reed Solomon Decoder: TMS320C64x Implementation, December 2000.
307. CoWare Task Modeling and Virtual Processing Unit User's Guide. http://www.coware.com, Jan. 2011.
308. Texas Instrument. C6flo graphical software development tool. http://www.ti.com/, Jan. 2011.