A decade of hardware/software codesign

Computer

Volumn 36, Issue 4, 2003, Pages 38-41+4

  Wolf, Wayne ^a  

^a PRINCETON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; EMBEDDED SYSTEMS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS;

MULTIPROCESSOR TOPOLOGY;

SYSTEMS ANALYSIS;

EID: 0344089201     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2003.1193227     Document Type: Article

References (25)

1. S. Prakash and A.C. Parker, "SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems," J. Parallel and Distributed Computing vol. 16, 1992, pp. 338-351.
2. R.K. Gupta and G. De Micheli, "Hardware/Software Cosynthesis for Digital Systems," IEEE Design & Test of Computers, Sept. 1993, pp. 29-41.
3. R. Ernst, J. Henkel, and T. Benner, "Hardware/Software Cosynthesis for Microcontrollers," IEEE Design & Test of Computers, Dec. 1993, pp. 64-75.
4. W. Wolf. Computers as Components, Morgan Kaufmann, 2000.
5. C-Y. Park and A.C. Shaw, "Experiments with a Program Timing Tool Based on a Source-Level Timing Scheme," Computer, May 1991, pp. 48-57.
6. A. Kalavade and E.A. Lee, "A Hardware/Software Codesign Methodology for DSP Applications," IEEE Design & Test of Computers, Sept. 1993, pp. 16-28.
7. D. Becker, R.K. Singh, and S.G. Tell, "An Engineering Environment for Hardware/Software Cosimulation," Proc. 29th Design Automation Conf., IEEE CS Press, 1992, pp. 129-134.
8. J. Buck et al., "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems," Int'l J. Computer Simulation, Apr. 1994, pp. 155-182.
9. Y-T. Li, S. Malik, and A. Wolfe, "Performance Estimation of Embedded Software with Instruction Cache Modeling," Proc. Int'l Conf. Computer-Aided Design, IEEE CS Press, 1995, pp. 380-387.
10. C.L. Liu and J.W. Layland, "Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment," J. ACM, Jan. 1973, pp. 46-61.
11. T-Y. Yen and W. Wolf, "Performance Estimation for Real-Time Distributed Embedded Systems," IEEE Trails. Parallel and Distributed Systems, Nov. 1998. pp. 1125-1136.
12. F. Vahid and D.D. Gajski, ''Incremental Hardware Estimation During Hardware/Software Functional Partitioning," IEEE Trans. VLSI Systems, Sept. 1995, pp. 459-464.
13. S. Edwards et al., "Design of Embedded Systems: Formal Models, Validation, and Synthesis," Proc. IEEE, May 1995, pp. 773-799.
14. A. Benveniste and G. Berry, "The Synchronous Approach to Reactive Real-Time Systems," Proc. IEEE, Sept. 1991, pp. 1270-1282.
15. M. Chiodo et al., "Hardware/Software Codesign of Embedded Systems," IEEE Micro, Aug. 1994, pp. 26-36.
16. A. Kalavade and E.A. Lee, "The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling, and Implementation-Bin Selection," Design Automation for Embedded Systems, Mar. 1997, pp. 125-163.
17. W. Wolf, "An Architectural Cosynthesis Algorithm for Distributed, Embedded Computing Systems," IEEE Trans. VLSI Systems, June 1997, pp. 218-229.
18. W. Fornaciari et al., "Power Estimation of Embedded Systems: A Hardware/Software Codesign Approach." IEEE Trans. VLSI Systems, June 1998, pp. 266-275.
19. J.M. Daveau et al., "Protocol Selection and Interface Generation for HW-SW Codesign," IEEE Trans. VLSI Systems, Mar. 1997, pp. 136-144.
20. S.S. Bhattacharyya et al., "Generating Compact Code from the Dataflow Specification of Multirate Signal Processing Algorithms," IEEE Trans. Circuits and Systems, Mar. 1995, pp. 138-150.
21. V. Zivojnovic and H. Meyr, "Compiled HW-SW Cosimulation," Proc. 33rd Design Automation Conf., ACM Press, 1996, pp. 690-695.
22. S. Dutta, R. Jensen, and A. Rieckmann, "Viper: A Multiprocessor SoC for Advanced Set-Top Box and Digital TV Systems," IEEE Design & Test of Computers, Sept.-Oct. 2001, pp. 21-31.
23. S. Wuytack et al., "Memory Management for Embedded Network Applications," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, May 1999, pp. 533-544.
24. L. Benini, A. Bogliolo, and G. De Micheli, "A Survey of Design Techniques for System-Level Dynamic Power Management." IEEE Trans. VLSI Systems, June 2000, pp. 299-316.
25. L. Benini and G. De Micheli, "Networks-on-Chips: A New SoC Paradigm," Computer, Jan. 2002, pp. 70-78.