A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 10, 2008, Pages 1309-1320

  Vogt, Timo ^a,b   Wehn, Norbert ^a,b  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

^b IEEE

Author keywords

Convolutional codes; Maximum a posteriori probability (MAP); Reconfigurable application specific instruction set processors (ASIPs); Software defined radio (SDR); Turbo codes; Viterbi

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CELLULAR TELEPHONE SYSTEMS; CHANNEL CODING; CODES (STANDARDS); CODES (SYMBOLS); COMMUNICATION SYSTEMS; CONVOLUTION; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; INFORMATION RETRIEVAL; INTELLECTUAL PROPERTY; INTERNET PROTOCOLS; MOBILE COMPUTING; PIPELINES; PROGRAMMING THEORY; STANDARDS; TELECOMMUNICATION; TELECOMMUNICATION NETWORKS; TURBO CODES; VIDEO STREAMING;

APPLICATION SPECIFIC INSTRUCTION-SET PROCESSORS; CHANNEL DECODING; CONVOLUTIONAL CODES; CONVOLUTIONAL DECODING; DUOBINARY; HARDWARE PLATFORMS; INTELLECTUAL PROPERTY CORES; LOGIC SYNTHESIS; MAXIMUM A-POSTERIORI PROBABILITY (MAP); MAXIMUM CLOCK FREQUENCY; MOBILE AND WIRELESS COMMUNICATIONS; NETWORK STANDARDS; RE-CONFIGURABLE; RECONFIGURABLE APPLICATION-SPECIFIC INSTRUCTION-SET PROCESSORS (ASIPS); SOFTWARE DEFINED RADIO (SDR); SOFTWARE-DEFINED-RADIO; TURBO CODING; TURBO DECODING; VITERBI; WIRELESS COMMUNICATION SYSTEMS;

DECODING;

EID: 52649111660     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2002428     Document Type: Conference Paper

References (38)

1. H. Meyr, M. Moeneclaey, and S. A. Fechtel, Digital Communication Receivers. New York: Wiley, 1998.
2. Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner, "SODA: A low-power architecture for software radio," in Proc. 33rd Int. Symp. Comput. Arch. (ISCA), 2006, pp. 89-101.
3. C. Pan, N. Bagherzadeh, A. H. Kamalizad, and A. Koohi, "Design and analysis of a programmable single-chip architecture for DVB-T baseband receiver," in Proc. Des., Autom. Test Eur. Conf. Exhibition, 2003, pp. 468-473.
4. M. Hosemann, R. Habendorf, and G. P. Fettweis, "Hardware-software codesign of a 14.4 Mbit - 64 state - Viterbi decoder for an application-specific digital signal processor," presented at the IEEE Workshop Signal Process. Syst. (SIPS), Seoul, Korea, Aug. 2003.
5. MATRICE MC-CDMA Transmission Techniques for Integrated Broadband Cellular Systems, "Synthesis report on the performance and complexity obtained with the HW and SW platforms (D7.2)," 2008 [Online]. Available: http://ist-matrice.org
6. ST Microelectronics, "ST Microelectronics greenside platform," 2008 [Online]. Available: http://www.st.com/stonline/products/literature/ta/ 11145.htm
7. T. Vogt, N. Wehn, and P. Alves, "A multi-standard channel-decoder for base-station applications," in Proc. 17th Symp. Integr. Circuits Syst. Des. (SBCCI), Porto de Galinhas, Brazil, Sep. 2004, pp. 192-197.
8. M. A. Bickerstaff, D. Garrett, T. Prokop, C. Thomas, B. Widdup, G. Zhou, L. M. Davis, G. Woodward, C. Nicol, and R. Yan, "A unified turbo/Viterbi channel decoder for 3GPP mobile wireless in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1555-1564, Nov. 2002.
9. F. Berens, G. Kreiselmaier, and N. Wehn, "Channel decoder architecture for 3G mobile wireless terminals," presented at the Des., Autom. Test Eur. (DATE), Paris, France, Feb. 2004.
10. PACT Corporation, Los Gatos, CA, "PACT XPP Technologies," 2008 [Online]. Available: www.pactcorp.com
11. Stretch Inc., Sunnyvale, CA, "Stretch," 2008 [Online]. Available: http://www.stretchinc.com
12. IMEC, Belgium, "Scientific report 2006: Software defined radio flexible air interface," 2006 [Online]. Available: www.microelektronica.be/ wwwinter/mediacenter/en/SR2006/681340.html
13. J. Glossner, D. Iancu, M. Moudgill, G. Nacer, S. Jinturkar, and M. Schulte, "The sandbridge SB3011 SDR platform," in Proc. Joint IST Workshop Mobile Future Symp. Trends Commun. (SympoTIC), Jun. 2006, pp. ii-v.
14. U. Ramacher, "The future of mobile computing," in Proc. 6th Int. Symp. Multiprocessor Syst.-on-Chips (MPSoC), Estes Park, CO, Aug. 2006, pp. 281-294.
15. E. Matu, H. Seidel, T. Limberg, P. Robelly, and G. Fettweis, "A GFLOPS vector-DSP for broadband wireless applications," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 543-546.
16. G. Krishnaiah, N. Engin, and S. Sawitzki, "Scalable reconfigurable channel decoder architecture for future wireless handsets," in Proc. Des., Autom. Test Europe (DATE), 2007, pp. 1-6.
17. H. Michel, A. Worm, Münch, and N. Wehn, "Hardware/software tradeoffs for advanced 3G channel coding," presented at the Des., Autom. Test Eur. (DATE), Paris, France, Mar. 2002.
18. O. Muller, A. Baghdadi, and M. Jezequel, "ASIP-based multiprocessor SOC design for simple and double binary turbo decoding," presented at the Des., Autom. Test Eur. (DATE), Munich, Germany, Mar. 2006.
19. T. Vogt and N. Wehn, "A reconfigurable application specific instruction set processor for Viterbi and log-map decoding," in Proc. IEEE Workshop Signal Process. (SIPS), Banff, Canada, Oct. 2006, pp. 142-147.
20. T. Vogt, C. Neeb, and N. Wehn, "A reconfigurable multi-processor platform for convolutional and turbo decoding," presented at the Reconfig. Commun.-Centric SoCs (ReCoSoC), Montpellier, France, 2006.
21. C. Berrou, A. Glavieux, and P. Thitimajshima, "Near shannon limit error-correcting coding and decoding: Turbo-codes," in Proc. Int. Conf. Commun. (ICC), Geneva, Switzerland, May 1993, pp. 1064-1070.
22. C. Berrou, M. Jezequel, C. Doullard, and S. Kerouedan, "The advantages of non-binary turbo codes," in Proc. Inf. Theory Workshop, Cairns, Australia, Sep. 2001, pp. 61-63.
23. Y. Saouter and C. Berrou, "Fast SUBMAP decoders for duo-binary turbo-codes," in Proc. 1st IEEE Int. Conf. Circuits Syst. Commun. (ICCSC), Jun. 2002, pp. 150-153.
24. F. Gilbert, "Optimized, highly parallel architectures for iterative decoding algorithms," Ph.D. dissertation, Microelectronic Syst. Design Res. Group, Dept. Elect. Eng. Inf. Technol., Univ. Kaiserslautern, Kaiserslautern, Germany, 2003.
25. M. J. Thul, F. Gilbert, T. Vogt, G. Kreiselmaier, and N. Wehn, "A scalable system architecture for high-throughput turbo-decoders," J. VLSI Signal Process. Syst., vol. 39, no. 1/2, pp. 63-77, 2005.
26. F. Gilbert, M. Thul, and N. Wehn, "Communication centric architectures for turbo-decoding on embedded multiprocessors," in Proc. Des., Autom. Test Eur. (DATE), Munich, Germany, Mar. 2003, pp. 356-361.
27. A. J. Viterbi, "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm," IEEE Trans. Inf. Theory, vol. IT-13, no. 4, pp. 260-269, Apr. 1967.
28. A. J. Viterbi and J. K. Omura, Principles of Digital Communication and Coding. New York: McGraw-Hill, 1979.
29. P. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal map decoding algorithms operating in the log-domain," in Proc. Int. Conf. Commun. (ICC), Seattle, WA, Jun. 1995, pp. 1009-1013.
30. P. Robertson, P. Hoeher, and E. Villebrun, "Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding," Eur. Trans. Telecommun. (ETT), vol. 8, no. 2, pp. 119-125, Mar./Apr. 1997.
31. CoWare, Inc., San Jose, CA, "CoWare homepage," 2008 [Online]. Available: http://www.coware.com
32. H. Dawid, "Algorithmen und schaltungsarchitekturen zur maximum a posteriori faltungs decodierung," (in German) Ph.D. dissertation, RWTH Aachen, Shaker Verlag, Aachen, Germany, 1996.
33. M. C. Reed and S. S. Pietrobon, "Turbo-code termination schemes and a novel alternative for short frames," in Proc. Int. Symp. Personal, Indoor, Mobile Radio Commun. (PIMRC), Taipei, Taiwan, Oct. 1996, vol. 2, pp. 354-358.
34. J. Vogt and A. Finger, "Improving the max-log-map turbo decoder," Electron. Lett., vol. 36, no. 23, pp. 1937-1939, Nov. 2000.
35. A. Worm, P. Hoeher, and N. Wehn, "Turbo-decoding without SNR estimation," IEEE Commun. Lett., vol. 4, no. 6, pp. 193-195, Jun. 2000.
36. P. Ituero and M. Lopez-Vallejo, "New schemes in clustered VLIW processors applied to turbo decoding," in Proc. Int. Conf. Appl.-Specific Syst., Arch. Process. (ASAP), Sep. 2006, pp. 291-296.
37. A. Lodi, A. Cappelli, M. Bocchi, C. Mucci, M. Innocenti, C. D. Bartolomeis, L. Ciccarelli, R. Giansante, A. Deledda, F. Campi, M. Toma, and R. Guerrieri, "Xisystem: A Xirisc-based SoC with reconfigurable io module," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 85-96, Jan. 2006.
38. L. Yuan, S. Mahlke, M. Trevor, C. Chaitali, R. Alastair, and F. Krisztian, "Design and implementation of turbo decoders for software defined radio," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), 2006, pp. 22-27.