A unified system-level modeling and simulation environment for MPSoC design: MPEG-4 decoder case study

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Reyes, Victor ^a   Kruijtzer, Wido ^b   Bautista, Tomás ^a   Alkadi, Ghiath ^b   Núñez, Antonio ^a  

^a UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DECODING; MICROPROCESSOR CHIPS; SOFTWARE ENGINEERING;

ALTERA EXCALIBUR PLATFORM; SYSTEM-LEVEL DESIGN; SYSTEMS-ON-CHIP;

MOTION PICTURE EXPERTS GROUP STANDARDS;

EID: 34047144503     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243831     Document Type: Conference Paper

References (15)

1. ITRS Design Working Group, www.itrs.net
2. ConvergenSC™, www.coware.com
3. Axys MaxSim™, www.axysdesign.com
4. B. Kienhuis, E. Deprettere, K. Vissers and P. van der Wolf, "An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures", in Proc. 11-th Int. Conf. on Application-specific Systems, Architectures and Processors, Zurich, Switzerland, July 14-16 1997
5. V. Reyes, W. Kruijtzer, T. Bautista, G. Marrero, P. Carballo, "CASSE: A System-Level Modeling and Design-Space Exploration Tool for Multiprocessor Systems-on-Chip", In Proc. of Euromicro Symposium on Digital System Design, September 2004
6. P. Van de Wolf, E. De Kock, T. Hendrikson, W. Kruijtzer, G. Essink, "Design and Programming of Embedded Multiprocessors; An Interface-Centric Approach", In Proceedings of CODES+ISSS'04, September 2004
7. V. Reyes, W. Kruijtzer, T. Bautista, G. Marrero, A. Nuñez, "A Multicast Inter-Task Communication Protocol for Embedded Multiprocessor Systems", In Proceedings of CODES+ISSS'05, October 2005
8. Transaction Level Modelling Standard 1.0, June 2005, http://www. systemc.org
9. Altera Excalibur™, www.altera.com
10. K. Keutzer, S. Malik, A.R. Newton, J.M. Rabaey, A. Sangiovanni- Vicentelli, "System-level design: Orthogonalization of concerns and platform-based design", in IEEE Trans, on Computer-Aided Design of Integrated Circuit and Systems, 19(12); 1523-1543, December 2000
11. P. Lieverse, P. van der Wolf, E.E. Deprettere, K. Vissers, "A methodology for architecture exploration of heterogeneous signal processing systems", in Proc. of the IEEE Workshop on Signal Processing Systems, SiPs 99, pages 181-190, IEEE Press, 1999
12. th Design Automation Conference, Anaheim, CA, USA, pages 402-407, ACM Press, June 2003
13. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, A. Sangiovanni-Vicentelli, "Metropolis: An integrated electronic system design environment", IEEE Computer, 36(4): 45-52, April 2003
14. T. Kempf, M. Doerper, R. Leupers, T. Kogel, B. Vanthournout, "A Modular Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms", in Proc. of Design, Automation and Test in Europe, Paris, France, pp. 876-881, 2005
15. S.V. Gheorghita, S. Stuijk, T. Basten and H. Corporaal, "Automatic Scenario Detection for Improved WCET Estimation", in Proc. Design Automation Conference, Anaheim, USA, June 2005