A SW performance estimation framework for early System-Level-Design using fine-grained instrumentation

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Kempf, Torsten ^a   Karuri, Kingshuk ^a   Wallentowitz, Stefan ^a   Ascheid, Gerd ^a   Leupers, Rainer ^a   Meyr, Heinrich ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; MACHINE DESIGN; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM PROCESSORS; SOFTWARE ENGINEERING;

INSTRUMENTATION; SOFTWARE CODE; SYSTEM-LEVEL-DESIGN (SLD); SYSTEMS-ON-CHIP;

SYSTEMS ANALYSIS;

EID: 34047171568     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243830     Document Type: Conference Paper

References (23)

1. T. Grötker, S. Liao, G. Martin, S. Swan. System Design with System C. Kluwer Academic Publishers, 2002.
2. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli. Metropolis: An integrated electronic system design environment. IEEE Computer, 36(4):45-52, April 2003.
3. D. Gajski, J. Zhu, R. Dömer et al. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, 2000.
4. L. Thiele, S. Chakraborty, M. Gries, S. Kunzli. A framework for evaluating design tradeoffs in packet processing architectures. In Proc. of the Design Automation Conference (DAC), 2002.
5. Jan Madsen et al. Network-on-chip modeling for system-level multiprocessor simulation. In Proceedings of the 24th IEEE International Real-Time Systems Symposium RTSS03, pages 82-92, December 2003.
6. M.-A. Dziri, W. Cesio, F.R. Wagner, A.A. Jerraya. Unified Component Integration Flow for Multi-Processor SoC Design and Validation. In " Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2004.
7. A.D. Pimentel, L.O. Hertzberger, P. Lieverse, P. van der Wolf, E.F. Deprettere. Exploring Embedded-Systems Architectures with Artemis. IEEE Computer, 34(11):57-63, November 2001.
8. J.M. Paul, A. Bobrek, J.E. Nelson, J.J. Pieper, D.E. Thomas. Schedulers as Model-Based Design Elements in Programmable Heterogeneous Multiprocessors. In Proc. of the Design Automation Conference (DAC), 2003.
9. GNU. http://www.gnu.org/.
10. Sun Microsystems. SpixTools: Introduction and User's Manual, TR-93-6.
11. Intel. VTune.
12. LISATek Product Line. CoWare, http://www.coware.com.
13. E. Harcourt P. Giusto, G. Martin. Reliable estimation of execution time of embedded software. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2001.
14. E. Harcourt et al L. Lavagno, J. R. Bammi. Software performance estimation strategies in a system-level design tool. In "Proc. Int. Symp. on Hardware/Software Codesign (CODES)", 2000.
15. M. Mattavelli M. Ravasi. High-level algorithmic complexity evaluation for system design. In Journal of Systems Architecture, no. 48, Elsevier, 2003.
16. Power Escape, http://www.powerescape.com/.
17. K. Karuri et al. Fine-grained Application Source Code Profiling for ASIP Design. In 42nd Design Automation Conference, Anaheim, California, USA, June 2005.
18. E. Bensoudane P.G. Paulin, C. Pilkington. Stepnp: A system-level exploration platform for network processors. IEEE Design & Test of Computers, 19(6):17-26, Nov-Dec 2002.
19. OCP IP. http://www.ocpip.org/.
20. T. Kempf, T. Kogel et al. A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms. In Proc. of the Conf. on Design, Automation & Test in Europe(DATE), Munich, Germany, March 2005.
21. MIPS Technologies Inc. http://www.mips.com/.
22. B. Schneier. Applied Cryptography. Addison-Wesley Publishing Company, Boston, June 1996.
23. Recommendation G.729. http://www.itu.int/.