Modeling shared resource contention using a hybrid simulation/analytical approach

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1144-1149

  Bobrek, Alex ^a   Pieper, Joshua J ^a   Nelson, Jeffrey E ^a   Paul, JoAnn M ^a   Thomas, Donald E ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HYBRID SYSTEMS; RESOURCE CONTENTION; SYSTEM SPECIFICATION; SYSTEM-ON-CHIP (SOC) DESIGN; HETEROGENEOUS MULTIPROCESSORS; HETEROGENEOUS PROCESSING; HYBRID APPROACH; HYBRID SIMULATION; SHARED RESOURCE CONTENTIONS; SHARED RESOURCES; SIMULATION TIME; SYSTEMS ON CHIPS;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; INTERFACES (COMPUTER); MULTIPROCESSING SYSTEMS; OPTIMIZATION; SYSTEMS ANALYSIS; TRANSISTORS; ANALYTICAL MODELS; DESIGN; EXHIBITIONS; MODELS;

MICROPROCESSOR CHIPS; COMPUTER SIMULATION;

EID: 3042609866     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269046     Document Type: Conference Paper

References (13)

1. J. Bammi, W. Kruijtzer, L. Lavagno, E. Harcourt, and M. Lazarescu. Software performance estimation strategies in a system-level design tool. CODES, 2000.
2. C. Chen and F. Lin. An Easy-to-Use Approach for Practical Bus-Based System Design. IEEE Transactions on Computers, August 1999.
3. S. Gadde, J. Chase, and A. Vahadat. Coarse-grained network simulation for wide-area distributed systems. Communication Networks and Distributed Systems Modeling and Simulation Conference, 2002.
4. S. Goldschmidt and H. Davis. Multiprocessor simulation and tracing using Tango. Proceedings of the 1991 International Conference on Parallel Processing, August 1991.
5. R. Gupta and S. Liao. Using a programming language for digital system design. IEEE Design and Test of Computers, April-June 1997.
6. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. MiBench: A free, commerically representative embedded benchmark suite. IEEE 4th Annual Workshop on Workload Characterization, December 2001.
7. J. Davis II, M. Goel, C. Hylands, B. Kienhuis, E. Lee, et al. Overview of the Ptolemy Project. ERL Technical Report UCB/ERL No. M99/37, dept EECS, Berkeley, July 1999.
8. E. Lee and A. Sangiovanni-Vincentelli. A Framework for Comparing Models of Computation. IEEE Transactions on CAD, Vol 17, pp. 1217-1229, December 1998.
9. J. Paul, A. Bobrek, J. Nelson, J. Pieper, and D. Thomas. Schedulers as model-based design elements in programmable heterogeneous multiprocessors. Design Automation Conference, 2003.
10. J. Paul and D. Thomas. A layered, codesign virtual machine approach to modeling computer sytems. DATE, 2002.
11. K. Richter, M. Jersak, and R. Ernst. A Formal Approach to MpSoC Performance Verification. IEEE Computer, Volume 36, Number: 4, April 2003.
12. S. Woo, M. Ohara, E. Torrie, J. Sing, and A. Gupta. The SPLASH-2 Programs: Characterization and Methodological Considerations. International Symposium on Computer Architecture, June 1995.
13. B. Zeigler, H. Praehofer, and T. Kim. Theory of Modeling and Simulation. Academic Press, 2000.