Automatic instrumentation of embedded software for high level hardware/software co-simulation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 546-551

  Bouchhima, Aimen ^a   Gerin, Patrice ^a   Pétrot, Frédéric ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BASIC BLOCKS; CO SIMULATIONS; HARDWARE/SOFTWARE; RETARGETABLE COMPILERS;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; INSTRUMENTS; PROGRAM COMPILERS;

EMBEDDED SOFTWARE;

EID: 64549091428     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796537     Document Type: Conference Paper

References (13)

1. L. Cai, A. Gerstlauer, and D. Gajski. Retargetable profiling for rapid, early system-level design space exploration. In Proceedings of the Design automation Conference, 2004.
2. D. Ernst and al. Mibench: A free, commercially representative embedded benchmark suite. In IEEE International Workshop on the Workload Characterization, 2001.
3. P. Gerin, Hao Shen, A. Chureau, A. Bouchhima, and A. Jerraya. Flexible and executable hardware/software interface modeling for multiprocessor soc design using systemc. In Proceedings of the Asia and South Pacific Design Automation Conference, 2007.
4. P. Giusto, G. Martin, and E. Harcourt. Reliable estimation of execution time of embedded software. In Proceedings of the conference on Design, automation and test in Europe, 2001.
5. Y. Hwang, S. Abdi, and D. Gajski. Cycle-approximate retar-getable performance estimation at the transaction level. In Proceedings of the conference on Design, automation and test in Europe, 2008.
6. C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In Proceedings of the International Symposium on Code Generation and Optimization, 2004.
7. J. Madsen, K. Virk, and M. J. Gonzalez. Abstract RTOS modelling for multiprocessor system-on-chip. In International Symposium on System-on-Chip. IEEE, 2003.
8. R. Le Moigne, O. Pasquier, and J-P. Calvez. A generic rtos model for real-time systems simulation with systemc. In Proceedings of the conference on Design, automation and test in Europe, 2004.
9. J. J. Pieper, A. Mellan, J. M. Paul, D. E. Thomas, and F. Karim. High level cache simulation for heterogeneous multiprocessors. In Proceedings of the Design Automation Conference, 2004.
10. H. Posadas, F. Herrera, P. Sánchez, E. Villar, and F. Blasco. System-level performance analysis in systemc. In Proceedings of the conference on Design, automation and test in Europe, 2004.
11. T. Reps, G. Balakrishnan, and J. Lim. Intermediate-representation recovery from low-level code. In Proceedings of the ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation, 2006.
12. S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya. Automatic generation of fast timed simulation models for operating systems in soc design. In Proceedings of the conference on Design, automation and test in Europe, 2002.
13. H Yu, A. Gerstlauer, and D. Gajski. Rtos scheduling in transaction level models. In Proceedings of the international conference on Hardware/software codesign and system synthesis, 2003.