-
1
-
-
9644281035
-
Methods for evaluating and covering the design space during early design development
-
gries@computer.org
-
M. Gries gries@computer.org Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal 38 2 2004 131 183
-
(2004)
Integration, the VLSI Journal
, vol.38
, Issue.2
, pp. 131-183
-
-
Gries, M.1
-
8
-
-
34247224026
-
-
http://www.mentor.com/
-
-
-
-
9
-
-
34247273816
-
-
http://www.forteds.com/
-
-
-
-
12
-
-
33744721815
-
A systematic approach to exploring embedded system architectures at multiple abstraction levels
-
A. D. Pimentel C. Erbas S. Polstra A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers 55 2006 2 99 112
-
(2006)
IEEE Transactions on Computers
, vol.55
, Issue.2
, pp. 99-112
-
-
Pimentel, A.D.1
Erbas, C.2
Polstra, S.3
-
17
-
-
0344951184
-
Metropolis: An integrated electronic system design environment
-
Claudio.passerone@polito.it lavagno@polito.it harry@cs.ucr.edu watanabe@cadence.com felice@cadence.com alberto@eecs.berkeley.edu
-
F. Balarin felice@cadence.com Y. Watanabe watanabe@cadence.com H. Hsieh harry@cs.ucr.edu L. Lavagno lavagno@polito.it C. Passerone Claudio. passerone@polito.it A. Sangiovanni-Vincentelli alberto@eecs.berkeley.edu Metropolis: an integrated electronic system design environment. Computer 36 4 2003 45 52
-
(2003)
Computer
, vol.36
, Issue.4
, pp. 45-52
-
-
Balarin, F.1
Watanabe, Y.2
Hsieh, H.3
Lavagno, L.4
Passerone, C.5
Sangiovanni-Vincentelli, A.6
-
18
-
-
3042610031
-
System design using Khan process networks: The Compaan/Laura approach
-
kienhuis@liacs.nl aturjan@liacs.nl zissules@liacs.nl stefanov@liacs.nl edd@liacs.nl Paris, France
-
T. Stefanov stefanov@liacs.nl C. Zissulescu zissules@liacs.nl A. Turjan aturjan@liacs.nl B. Kienhuis kienhuis@liacs.nl E. Deprettere edd@liacs.nl System design using Khan process networks: the Compaan/Laura approach. Proceedings of Design, Automation and Test in Europe (DATE '04) Paris, France 1 2004 340 345
-
(2004)
Proceedings of Design, Automation and Test in Europe (DATE '04)
, vol.1
, pp. 340-345
-
-
Stefanov, T.1
Zissulescu, C.2
Turjan, A.3
Kienhuis, B.4
Deprettere, E.5
-
21
-
-
0242444222
-
Taming heterogeneity - The ptolemy approach
-
janneck@eecs.berkeley.edu ohane@eecs.berkeley.edu eal@eecs.berkeley.edu
-
J. Eker ohane@eecs.berkeley.edu J. W. Janneck janneck@eecs.berkeley.edu E. A. Lee eal@eecs.berkeley.edu Taming heterogeneity - the ptolemy approach. Proceedings of the IEEE 91 1 2003 127 144
-
(2003)
Proceedings of the IEEE
, vol.91
, Issue.1
, pp. 127-144
-
-
Eker, J.1
Janneck, J.W.2
Lee, E.A.3
-
22
-
-
34247215321
-
-
Cadence Design Systems, 2003
-
Cadence Incisive-SPW. Cadence Design Systems, 2003, http://www.cadence. com/
-
Incisive-SPW
-
-
Cadence1
-
25
-
-
33645427780
-
Modeling of CSP, KPN and SR systems with SystemC
-
Kluwer Academic Norwell, Mass, USA
-
F. Herrera P. Sánchez E. Villar Modeling of CSP, KPN and SR systems with SystemC. Languages for System Specification: Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specifications from FDL '03 Kluwer Academic Norwell, Mass, USA 2004 133 148
-
(2004)
Languages for System Specification: Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specifications from FDL '03
, pp. 133-148
-
-
Herrera, F.1
Sánchez, P.2
Villar, E.3
-
26
-
-
23744517184
-
Towards a heterogeneous simulation kernel for system-level models: A SystemC kernel for synchronous data flow models
-
H. D. Patel S. K. Shukla Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24 8 2005 1261 1271
-
(2005)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.24
, Issue.8
, pp. 1261-1271
-
-
Patel, H.D.1
Shukla, S.K.2
-
27
-
-
2942648040
-
Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models
-
hiren@vt.edu shukla@vt.edu Boston, Mass, USA
-
H. D. Patel hiren@vt.edu S. K. Shukla shukla@vt.edu Towards a heterogeneous simulation kernel for system level models: a SystemC kernel for synchronous data flow models. Proceedings of the 14th ACM Great Lakes Symposium on VLSI (GLSVLSI '04) Boston, Mass, USA 2004 248 253
-
(2004)
Proceedings of the 14th ACM Great Lakes Symposium on VLSI (GLSVLSI '04)
, pp. 248-253
-
-
Patel, H.D.1
Shukla, S.K.2
-
29
-
-
1942440042
-
Actor-oriented control system design: A responsible framework perspective
-
luixj@eecs.berkeley.edu jwj@acm.org johan.eker@ericsson.com jieliu@parc.com eal@eecs.berkeley.edu
-
J. Liu jieliu@parc.com J. Eker johan.eker@ericsson.com J. W. Janneck jwj@acm.org X. Liu luixj@eecs.berkeley.edu E. A. Lee eal@eecs.berkeley.edu Actor-oriented control system design: a responsible framework perspective. IEEE Transactions on Control Systems Technology 12 2 2004 250 262
-
(2004)
IEEE Transactions on Control Systems Technology
, vol.12
, Issue.2
, pp. 250-262
-
-
Liu, J.1
Eker, J.2
Janneck, J.W.3
Liu, X.4
Lee, E.A.5
-
30
-
-
0040286835
-
Abstracting interaction patterns: A programming paradigm for open distribute systems
-
Chapman & Hall London, UK
-
G. Agha E. Najm J.-B. Stefani Abstracting interaction patterns: a programming paradigm for open distribute systems. Formal Methods for Open Object-based Distributed Systems Chapman & Hall London, UK 1997 135 153
-
(1997)
Formal Methods for Open Object-based Distributed Systems
, pp. 135-153
-
-
Agha, G.1
Najm, E.2
Stefani, J.-B.3
-
31
-
-
0023138886
-
Static scheduling of synchronous data flow programs for digital signal processing
-
E. A. Lee D. G. Messerschmitt Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers 36 1 1987 24 35
-
(1987)
IEEE Transactions on Computers
, vol.36
, Issue.1
, pp. 24-35
-
-
Lee, E.A.1
Messerschmitt, D.G.2
-
32
-
-
0000087207
-
The semantics of simple language for parallel programming
-
Stockholm, Sweden
-
G. Kahn The semantics of simple language for parallel programming. Proceedings of IFIP Congress Stockholm, Sweden 1974 471 475
-
(1974)
Proceedings of IFIP Congress
, pp. 471-475
-
-
Kahn, G.1
-
38
-
-
34247207781
-
Efficient simulation of critical synchronous dataflow graphs
-
San Francisco, Calif, USA
-
C.-J. Hsu S. Ramasubbu M.-Y. Ko J. L. Pino S. S. Bhattacharvva Efficient simulation of critical synchronous dataflow graphs. Proceedings of 43rd ACM/IEEE Design Automation Conference (DAC '06) San Francisco, Calif, USA 2006 893 898
-
(2006)
Proceedings of 43rd ACM/IEEE Design Automation Conference (DAC '06)
, pp. 893-898
-
-
Hsu, C.-J.1
Ramasubbu, S.2
Ko, M.-Y.3
Pino, J.L.4
Bhattacharvva, S.S.5
-
40
-
-
84944275353
-
A comparison of synchronous and cyclo-static dataflow
-
Pacific Grove, Calif, USA
-
T. M. Parks J. L. Pino E. A. Lee A comparison of synchronous and cyclo-static dataflow. Proceedings of the 29th Asilomar Conference on Signals, Systems, and Computers 1 Pacific Grove, Calif, USA 1995 204 210
-
(1995)
Proceedings of the 29th Asilomar Conference on Signals, Systems, and Computers
, vol.1
, pp. 204-210
-
-
Parks, T.M.1
Pino, J.L.2
Lee, E.A.3
-
42
-
-
0031704808
-
System-level synthesis using evolutionary algorithms
-
teich@tik.ee.ethz.ch
-
T. Blickle J. Teich teich@tik.ee.ethz.ch L. Thiele System-level synthesis using evolutionary algorithms. Design Automation for Embedded Systems 3 1 1998 23 58
-
(1998)
Design Automation for Embedded Systems
, vol.3
, Issue.1
, pp. 23-58
-
-
Blickle, T.1
Teich, J.2
Thiele, L.3
-
45
-
-
0003530604
-
Conflicting criteria in embedded system design
-
eisenring@tik.ee.ethz.ch
-
M. Eisenring eisenring@tik.ee.ethz.ch L. Thiele E. Zitzler Conflicting criteria in embedded system design. IEEE Design and Test of Computers 17 2 2000 51 59
-
(2000)
IEEE Design and Test of Computers
, vol.17
, Issue.2
, pp. 51-59
-
-
Eisenring, M.1
Thiele, L.2
Zitzler, E.3
-
47
-
-
32444441745
-
Improving EA-based design space exploration by utilizing symbolic feasibility tests
-
haubelt@cs.fau.de schlichter@cs.fau.de teich@cs.fau.de Washington, DC, USA
-
T. Schlichter schlichter@cs.fau.de C. Haubelt haubelt@cs.fau.de J. Teich teich@cs.fau.de H.-G. Beyer U.-M. O'Reilly Improving EA-based design space exploration by utilizing symbolic feasibility tests. Proceedings of Genetic and Evolutionary Computation Conference (GECCO '05) Washington, DC, USA 2005 1945 1952
-
(2005)
Proceedings of Genetic and Evolutionary Computation Conference (GECCO '05)
, pp. 1945-1952
-
-
Schlichter, T.1
Haubelt, C.2
Teich, J.3
Beyer, H.-G.4
O'Reilly, U.-M.5
-
49
-
-
34247215822
-
Improving automatic design space exploration by integrating symbolic techniques into multi-objective evolutionary algorithms
-
C. Haubelt T. Schlichter J. Teich Improving automatic design space exploration by integrating symbolic techniques into multi-objective evolutionary algorithms. International Journal of Computational Intelligence Research 2 2006 3 239 254
-
(2006)
International Journal of Computational Intelligence Research
, vol.2
, Issue.3
, pp. 239-254
-
-
Haubelt, C.1
Schlichter, T.2
Teich, J.3
-
50
-
-
34047100936
-
Task-accurate performance modeling in SystemC for real-time multi-processor architectures
-
Munich, Germany
-
M. Streubühr J. Falk C. Haubelt J. Teich R. Dorsch T. Schlipf Task-accurate performance modeling in SystemC for real-time multi-processor architectures. Proceedings of Design, Automation and Test in Europe (DATE '06) Munich, Germany 1 2006 480 481
-
(2006)
Proceedings of Design, Automation and Test in Europe (DATE '06)
, vol.1
, pp. 480-481
-
-
Streubühr, M.1
Falk, J.2
Haubelt, C.3
Teich, J.4
Dorsch, R.5
Schlipf, T.6
-
54
-
-
33646898466
-
A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms
-
Torsten.Kempf@iss.rwth-aachen.de Munich, Germany
-
T. Kempf Torsten.Kempf@iss.rwth-aachen.de M. Doerper R. Leupers A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms. Proceedings of Design, Automation and Test in Europe (DATE '05) Munich, Germany 2 2005 876 881
-
(2005)
Proceedings of Design, Automation and Test in Europe (DATE '05)
, vol.2
, pp. 876-881
-
-
Kempf, T.1
Doerper, M.2
Leupers, R.3
-
56
-
-
34247236405
-
Automatic generation of scheduled SystemC models of embedded systems from extended task graphs
-
Kluwer Academic Norwell, Mass, USA
-
S. Klaus S. A. Huss T. Trautmann E. Villar J. P. Mermet Automatic generation of scheduled SystemC models of embedded systems from extended task graphs. System Specification & Design Languages - Best of FDL '02 Kluwer Academic Norwell, Mass, USA 2003 207 217
-
(2003)
System Specification & Design Languages - Best of FDL '02
, pp. 207-217
-
-
Klaus, S.1
Huss, S.A.2
Trautmann, T.3
Villar, E.4
Mermet, J.P.5
-
57
-
-
2942651257
-
Refining a high level SystemC model
-
Kluwer Academic Norwell, Mass, USA
-
B. Niemann F. Mayer F. Javier R. Rubio M. Speitel W. Müller W. Rosenstiel J. Ruf Refining a high level SystemC model. SystemC: Methodologies and Applications Kluwer Academic Norwell, Mass, USA 2003 65 95
-
(2003)
SystemC: Methodologies and Applications
, pp. 65-95
-
-
Niemann, B.1
Mayer, F.2
Javier, F.3
Rubio, R.4
Speitel, M.5
Müller, W.6
Rosenstiel, W.7
Ruf, J.8
-
62
-
-
0024885515
-
Practical fast 1-D DCT algorithms with 11 multiplications
-
Glasgow, UK
-
C. Loeffer A. Ligtenberg G. S. Moschytz Practical fast 1-D DCT algorithms with 11 multiplications. Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '89) Glasgow, UK 2 1989 988 991
-
(1989)
Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '89)
, vol.2
, pp. 988-991
-
-
Loeffer, C.1
Ligtenberg, A.2
Moschytz, G.S.3
-
63
-
-
0034462917
-
Fast multiplierless approximation of the DCT with the lifting scheme
-
Proceedings of SPIE San Diego, Calif, USA
-
J. Liang T. D. Tran Fast multiplierless approximation of the DCT with the lifting scheme. Proceedings of SPIE Applications of Digital Image Processing XXIII San Diego, Calif, USA 4115 2000 384 395
-
(2000)
Applications of Digital Image Processing XXIII
, vol.4115
, pp. 384-395
-
-
Liang, J.1
Tran, T.D.2
-
64
-
-
0005329084
-
A comparison of fast inverse discrete cosine transform algorithms
-
A. C. Hung T. H.-Y. Meng A comparison of fast inverse discrete cosine transform algorithms. Multimedia Systems 2 1994 5 204 217
-
(1994)
Multimedia Systems
, vol.2
, Issue.5
, pp. 204-217
-
-
Hung, A.C.1
Meng, T.H.-Y.2
|