A framework for heterogeneous specification and design of electronic embedded systems in SystemC

ACM Transactions on Design Automation of Electronic Systems

Volumn 12, Issue 3, 2007, Pages

  Herrera, Fernando ^a   Villar, Eugenio ^a  

^a UNIVERSITY OF CANTABRIA   (Spain)

Author keywords

Heterogeneous specification; Models of computation; SystemC

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER PROGRAMMING LANGUAGES; CONFORMAL MAPPING; PROBLEM SOLVING; SOFTWARE DESIGN;

ELECTRONIC EMBEDDED SYSTEMS; HETEROGENEOUS SPECIFICATION; MODELS OF COMPUTATION; SYSTEMC STANDARD LANGUAGES;

EMBEDDED SYSTEMS;

EID: 34548258236     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1255456.1255459     Document Type: Conference Paper

References (40)

1. AMDAHL, G. M. 1967. Validity of the single-processor approach to achieving large scale computing capabilities. In Proceedings of the American Federation of Information Processing Societies National Semi Annual Computer Conference (AFIPS) (Atlantic City, NJ, Apr. 18-20). AFIP Press, Reston, VA, 133-148.
2. BALARIN, F., WATANABE, Y., HSIEH, H., LAVAGNO, L., PASSERONE, C., AND SANGIOVANNI-VINCENTELLI, A. 2003. Metropolis: An integrated electronic system design environment. IEEE Comput. Mag. (Apr.).
3. BENVENISTE, E. A. AND BERRY, G. 1991. The synchronous approach to reactive and real-time systems. Proc. IEEE. 79, 9.
4. BROOKS, C., LEE, E. A., LIU, X., NEUENDORFFER, S., ZHAO, Y., AND ZIENG, H. 2005. Ptolemy II heterogeoneous concurrent modeling and design in Java. Volumel: Introduction to Ptolemy II. Tech. Memo. UCB/ERL M05/21. V5.0. July, http://www.ptolemy.eecs.berkeley.edu./
5. ETSI/EN. 1998a. ETSI/EN 301 245. Digital cellular telecommunications system (phase 2); enhanced full rate (EFR) speech transcoding, http://www.etsi.com.
6. ETSI/EN. 1998b. ETSI/EN 301244. Digital cellular telecommunications system (phase 2); ANSIC code for the GSM enhanced full rate (EFR) speech codec, http://www.etsi.com.
7. ETSI/EN. 1998c. ETSI/EN 301 250. Digital cellular telecommunications system (phase 2); test sequences for the GSM enhanced full rate (EFR) speech code, http://www.etsi.com.
8. FERNANDEZ, V., HERRERA, F., SANCHEZ, P., VILLAR, E., AND BLASCO, F. 2003. Embedded software generation from systemC for platform based design. In SystemC: Methodologies and Applications, W. Mueller et al., eds. Kluwer.
9. GEPPERT, L. 2000. Electronic design automation. IEEE Spectrum., 37, 1 (Jan.).
10. GHENASSIA, F. 2005. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Kluwer.
11. GRÖTKER, T., LIAO, S., MARTIN, G., AND SWAN, S. 2002. System Design with SystemC. Kluwer.
12. HERRERA, F., SÁNCHEZ, P., AND VILLAR, E. 2005. Heterogeneous system-level spécification in SystemC. In Advances in Design and Specification Languages for SoCs, P. Boulet, ed. Springer.
13. HERRERA, F., SANCHEZ, P., AND VILLAR, E. 2004. Modeling and design of CSP, KPN and SR systems with SystemC. In Languages for System Specification, C. Grim, ed. Kluwer, 133-148.
14. HERRERA, F. AND VILLAR, E. 2006a. Mixing synchronous reactive and untimed models of computation in SystemC. In Applications of Specification and Design Languages for SoCs, A. Vachux, ed. Springer.
15. HERRERA, F. AND VILLAR, E. 2006b. A framework for embedded system specification under different models of computation in SystemC. In Proceedings of the Design Automation Conference (DAC), (San Francisco, CA, Jul.).
16. HETSC. 2006. HetSC website. http://www.teisa.uriican.es/HetSC.
17. HOARE, C. A. R. 1978. Communicating sequential processes. Commun. ACM 21, 8.
18. IEEE COMPUTER SOCIETY. 2006. IEEE Standard SystemC Language Reference Manual. IEEE Std 1666, Mar. http://standards.ieee.org/ getieee/1666/index.html.
19. ITRS. 2005. International Technology Roadmap for Semiconductors: Edition, http://www.itrs. net/Links/2005ITRS/Home2005.htm.
20. JANTSCH, A. 2004. Modeling Embedded Systems and SoCs. Morgan Kaufmann, Elsevier Science.
21. KAHN, G. 1974. The semantics of a simple language for parallel programming. In Proceedings of the International Federation for Information Processing Working Conference on Data Sematics (IFIP), vol. 74. North-Holland.
22. LEE, E. A. AND MESSERSCHMITT, D. G. 1987. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 36, 1.
23. LEE, E. A. AND PARK, T. M. 1995. Dataflow process networks. Proc IEEE.
24. LEE, E. A. AND SANGIOVANNI-V INCENTELLI, A. 1998. A framework for comparing models of computation. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. 17, 12.
25. LEE, E. A. 2006. The problem with threads. IEEE Computer 36, 5(May), 33-42.
26. Also U.C. Berkeley EECS Department Tech. Rep. UCB/EECS-2006-1 http://www.eecs.berkeley. edu/Pubs/TecliRpts/2006/EECS-2006-1.html.
27. MATHAIKUTTY, D., PATEL, H. D., TALPIN, J. P., JANTSCH, A., AND SHUKLA, S. K. 2004. Correctness preserving design refinements in a functional programming framework for concurrent reactive system design. FERMAT Tech. Rep. 2004-23.
28. MUELLER, W., ROSENSTIEL, AND RUF, J. 2003. SystemC: Mehtodologies and Applications. Kluwer.
29. OSCI. 2004. SystemC synthesizeable subset draft 1.1.18. www.systemc.org.
30. OSCI. 2003. SystemC verification standard, www.systemc.org.
31. PATEL, H., MATHAIKUTTY, D., AND SHUKLA, S. K. 2004. Implementing multi-MoC extensions for SystemC: Adding CSP and FSM kernels for heterogeneous modeling. Tech. Rep. FERMAT.
32. PATEL, H. D. AND SHUKLA, S. K. 2004. SystemC Kernel Extensions for Heterogeneous System Modelling: A Framework for Multi-MoC Modelling and Simulation. Kluwer.
33. PINO, J. L., HA, S., LEE, E. A., AND BUCK, J. T. 1995. SW synthesis for DSP using Ptolemy. J. VLSI Proc. 9, 1, 7-21.
34. POSADAS, H., HERRERA, F., FERNANDEZ, V., SANCHEZ, P., AND VILLAR, E. 2004a. Single source design environment for embedded systems based on SystemC. J. Des. Autom. Embedded Syst. 9, 4, 293-312.
35. POSADAS, H., HERRERA, F., SANCHEZ, P., VILLAR, E., AND BLASCO, F. 2004b. System-Level performance analysis in SystemC. In Proceedings of the Design Automation and Test in Europe (DATE) Conference (Paris, Feb.).
36. ROSE, A., SWAN, A., PIERCE, J., AND FERNÁNDEZ, J. M. 2005. Transaction Level Modeling in SystemC. www.systemc.org.
37. SANDER, I. 2003. System modeling and design refinement in ForSyDe. Thesis of the Royal Technical School (KTH). Stockholm.
38. SPIRIT. 2006. The SPIRIT consortium, www.spiritconsortium.com.
39. SWGEN. 2006. SWGEN website. www.teisa.unican.es/SWGen.
40. SYSTEMC-AMS. 2006. Systemc-AMS website, www.systemc-ams.org.