Scheduling with bus access optimization for distributed embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 8, Issue 5, 2000, Pages 472-491

  Eles, Petru ^a,b   Doboli, Alex ^a,c   Pop, Paul ^b   Peng, Zebo ^a,b  

^a IEEE

^b LINKÖPING UNIVERSITY   (Sweden)

^c University of Cincinnati   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; OPTIMIZATION; REAL TIME SYSTEMS; SCHEDULING;

ABSTRACT GRAPH REPRESENTATION; BUS ACCESS OPTIMIZATION; COMMUNICATION SYNTHESIS; DISTRIBUTED EMBEDDED SYSTEMS; SYSTEM SYNTHESIS; TIME TRIGGERED PROTOCOL;

ELECTRIC NETWORK SYNTHESIS;

EID: 0034289926     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.894152     Document Type: Article

References (55)

1. G. De Micheli and M. G. Sami, Eds., Hardware/Software Co-Design. Norwell, MA: NATO ASI 1995, Kluwer Academic, 1996.
2. G. De Micheli and R. K. Gupta, "Hardware/software co-design," Proc. IEEE, vol. 85, no. 3, pp. 349-365, 1997.
3. R. Ernst, "Codesign of embedded systems: Status and trends," IEEE Design Test Comput., pp. 45-54, Apr.-June 1998.
4. D. D. Gajski and F. Vahid, "Specification and design of embedded hardware-software systems," IEEE Design Test Comput., pp. 53-67, Spring 1995.
5. J. Staunstrup and W. Wolf, Eds., Hardware/Software Co-Design: Principles and Practice. Norwell, MA: Kluwer Academic, 1997.
6. W. Wolf, "Hardware-software co-design of embedded systems," Proc. IEEE, vol. 82, no. 7, pp. 967-989, 1994.
7. J. D. Ullman, "NP-complete scheduling problems," J. Comput. Syst. Sci., vol. 10, pp. 384-393, 1975.
8. A. Doboli and P. Eles, "Scheduling under control dependencies for heterogeneous architectures," in Proc. Int. Conf. Computer Design (ICCD), 1998, pp. 602-608.
9. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop, "Scheduling of conditional process graphs for the synthesis of embedded systems," in Proc. Design Aut. Test Eur, 1998, pp. 132-138.
10. R. Ernst and W. Ye, "Embedded program timing analysis based on path clustering and architecture classification," in Proc. Int. Conf. CAD, 1997, pp. 598-604.
11. J. Gong, D. D. Gajski, and S. Narayan, "Software estimation using a generic-processor model," in Proc. Eur. Design Test Conf., 1995, pp. 498-502.
12. J. Henkel and R. Ernst, "A path-based technique for estimating hardware run-time in Hw/Sw-cosynthesis," in Proc. Int. Symp. Syst. Synthesis, 1995, pp. 116-121.
13. Y. S. Li and S. Malik, "Performance analysis of embedded software using implicit path enumeration," in Proc. ACM/IEEE DAC, 1995, pp. 456-461.
14. T. Lundqvist and P. Stenström, "An integrated path and timing analysis method based on cycle-level symbolic execution," Real-Time Syst., vol. 17, no. 2/3, pp. 183-207, 1999.
15. S. Malik, M. Martonosi, and Y. S. Li, "Static timing analysis of embedded software," in Proc. ACM/IEEE DAC, 1997, pp. 147-152.
16. K. Suzuki and A. Sangiovanni-Vincentelli, "Efficient software performance estimation methods for hardware/software codesign," in Proc. ACM/IEEE DAC, 1996, pp. 605-610.
17. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
18. K. Tindell and J. Clark, "Holistic schedulability analysis for distributed hard real-time systems," Microprocess. Microprogram., vol. 40, pp. 117-134, 1994.
19. N. C. Audsley, A. Burns, R. I. Davis, K. Tindell, and A. J. Wellings, "Fixed priority pre-emptive scheduling: An historical perspective," Real-Time Syst., vol. 8, no. 2/3, pp. 173-198, 1995.
20. F. Balarin, L. Lavagno, P. Murthy, and A. Sangiovanni-Vincentelli, "Scheduling for embedded real-time systems," IEEE Design Test Comput., pp. 71-82, Jan.-Mar. 1998.
21. T. Y. Yen and W. Wolf, Hardware-Software Co-Synthesis of Distributed Embedded Systems. Norwell, MA: Kluwer Academic , 1997.
22. C. Lee, M. Potkonjak, and W. Wolf, "Synthesis of hard real-time application specific systems," Design Automat. Embedded Syst., vol. 4, no. 4, pp. 215-241, 1999.
23. B. P. Dave and N. K. Jha, "COHRA: Hardware-software cosynthesis of hierarchical heterogeneous distributed systems," IEEE Trans. Computer-Aided Design, vol. 17, no. 10, pp. 900-919, 1998.
24. B. P. Dave, G. Lakshminarayana, and N. J. Jha, "COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems," IEEE Trans. VLSI Syst., vol. 7, no. 1, pp. 92-104, 1999.
25. P. Chou and G. Borriello, "Interval scheduling: Fine-grained code scheduling for embedded systems," in Proc. ACM/IEEE DAC, 1995, pp. 462-467.
26. R. K. Gupta, Co-Synthesis of Hardware and Software for Digital Embedded Systems. Boston, MA: Kluwer Academic , 1995.
27. V. Mooney, T. Sakamoto, and G. De Micheli, "Run-time scheduler synthesis for hardware-software systems and application to robot control design," in Proc. Int. Workshop Hardware-Software Co-Design, 1997, pp. 95-99.
28. H. Kopetz, Real-Time Systems-Design Principles for Distributed Embedded Applications. Norwell, MA: Kluwer Academic , 1997.
29. E. G. Coffman Jr and R. L. Graham, "Optimal scheduling for two processor systems," Acta Inform., vol. 1, pp. 200-213, 1972.
30. P. B. Jorgensen and J. Madsen, "Critical path driven cosynthesis for heterogeneous target architectures," in Proc. Int. Workshop Hardware-Software Co-Design, 1997, pp. 15-19.
31. Y. K. Kwok and I. Ahmad, "Dynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors," IEEE Trans. Parallel Distrib. Syst., vol. 7, no. 5, pp. 506-521, 1996.
32. M. Y. Wu and D. D. Gajski, "Hypertool: A programming aid for message-passing systems," IEEE Trans. Parallel Distrib. Syst., vol. 1, no. 3, pp. 330-343, 1990.
33. P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop, "Process scheduling for performance estimation and synthesis of hardware/software systems," in Proc. Euromicro Conf., 1998, pp. 168-175.
34. H. Kasahara and S. Narita, "Practical multiprocessor scheduling algorithms for efficient parallel processing," IEEE Trans. Comput., vol. C-33, no. 11, pp. 1023-1029, 1984.
35. A. Bender, "Design of an optimal loosely coupled heterogeneous multiprocessor system," in Proc. ED&TC, 1996, pp. 275-281.
36. S. Prakash and A. Parker, "SOS: Synthesis of application-specific heterogeneous multiprocessor systems," J. Parallel Distrib. Comput., vol. 16, pp. 338-351, 1992.
37. K. Kuchcinski, "Embedded system synthesis by timing constraint solving," in Proc. Int. Symp. Syst. Synth., 1997, pp. 50-57.
38. A. Dasdan, D. Ramanathan, and R. K. Gupta, "A timing-driven design and validation methodology for embedded real-time systems," ACM Trans. Des. Aut. Electron. Syst., vol. 3, no. 4, pp. 533-553, 1998.
39. K. Strehl, L. Thiele, D. Ziegenbein, R. Ernst, and J. Teich, "Scheduling hardware/software systems using symbolic techniques," in Proc. Int. Workshop Hardware-Software Co-Design, 1999, pp. 173-177.
40. D. Ziegenbein, K. Richter, R. Ernst, J. Teich, and L. Thiele, "Representation of process model correlation for scheduling," in Proc. Int. Conf. CAD, 1998, pp. 54-61.
41. P. H. Chou, R. B. Ortega, and G. Borriello, "The Chinook hardware/software co-synthesis system," in Proc. Int. Symp. Syst. Synthesis, 1995, pp. 22-27.
42. J. M. Daveau, T. B. Ismail, and A. A. Jerraya, "Synthesis of system-level communication by an allocation-based approach," in Proc. Int. Symp. Syst. Synthesis, 1995, pp. 150-155.
43. P. V. Knudsen and J. Madsen, "Integrating communication protocol selection with hardware/software codesign," IEEE Trans. Computer-Aided Design, vol. 18, no. 8, pp. 1077-1095, 1999.
44. S. Narayan and D. D. Gajski, "Synthesis of system-level bus interfaces," in Proc. Eur. Design Test Conf., 1994, pp. 395-399.
45. R. B. Ortega and G. Borriello, "Communication synthesis for distributed embedded systems," in Proc. Int. Conf. CAD, 1998, pp. 437-444.
46. K. Tindell, A. Burns, and A. J. Wellings, "Calculating controller area network (CAN) message response times," Contr. Eng. Practice, vol. 3, no. 8, pp. 1163-1169, 1995.
47. H. Ermedahl, H. Hansson, and M. Sjödin, "Response-time guarantees in ATM networks," in Proc. IEEE Real-Time Systems Symp., 1997, pp. 274-284.
48. H. Kopetz and G. Grünsteidl, "TTP - A protocol for fault-tolerant real-time systems," IEEE Comput., vol. 27, no. 1, pp. 14-23, 1997.
49. "X-by-wire consortium,", URL:http://www.vmars.tuwien.ac.at/projects/xbywire/.
50. P. Eles, Z. Peng, K. Kuchcinski, and A. Doboli, "System level hardware/software partitioning based on simulated annealing and tabu search," Design Automat. Embedded Syst., vol. 2, no. 1, pp. 5-32, 1997.
51. P. Pop, P. Eles, and Z. Peng, "Scheduling with optimized communication for time-triggered embedded systems," in Proc. Int. Workshop Hardware-Software Co-Design, 1999, pp. 178-182.
52. G. De Micheli, Synthesis and Optimization of Digital Circuits: McGraw-Hill, 1994.
53. S. H. Gerez, Algorithms for VLSI Design Automation. New York: Wiley, 1999.
54. T. M. Chen and S. S. Liu, ATM Switching Systems. Norwood, MA: Artech House , 1995.
55. P. Pop, P. Eles, and Z. Peng, "Bus access optimization for distributed embedded systems based on schedulability analysis," in Proc. Design Aut. Test Eur., 2000.