Result-oriented modeling-a novel technique for fast and accurate TLM

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 9, 2007, Pages 1688-1699

  Schirner, Gunar ^a,b   Dömer, Rainer ^a,b  

^a IEEE

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Communication modeling; Performance prediction estimation; System level design; Transaction level modeling

Indexed keywords

COMPUTER SIMULATION; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; REAL TIME CONTROL; STANDARDS;

COMMUNICATION MODELING; PERFORMANCE PREDICTION; SYSTEM LEVEL DESIGN; TRANSACTION LEVEL MODELING;

COMMUNICATION CHANNELS (INFORMATION THEORY);

EID: 34548294793     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2007.895757     Document Type: Article

References (31)

1. T. Grötker, S. Liao, G. Martin, and S. Swan, System Design With SystemC. Norwell, MA: Kluwer, 2002.
2. L. Cai and D. Gajski, "Transaction level modeling: An overview," in Proc. Int. Conf. Hardware/Softw. Codesign and Syst. Synthesis, Newport Beach, CA, Oct. 2003, pp. 19-24.
3. G. Schirner and R. Dömer, "Quantitative analysis of transaction level models for the AMBA bus," in Proc. DATE Conf., Munich, Germany, Mar. 2006, pp. 230-235.
4. G. Schirner and R. Dömer, "Abstract communication modeling: A case study using the CAN automotive bus," in From Specification to Embedded Systems Application, A. Rettberg, M. Zanella, and F. Rammig, Eds. Manaus, Brazil: Springer-Verlag, Aug. 2005.
5. G. Schirner, G. Sachdeva, A. Gerstlauer, and R. Dömer, "Embedded software development in an system-level design flow: Case study for an ARM processor," in Proc. Int. Embedded Syst. Symp., Irvine, CA, Jun. 2007.
6. Advanced RISC Machines Ltd. (ARM), AMBA Specification (Rev. 2.0), ARM IHI 0011A, 1999. [Online]. Available: http://www.arm.com/products/solutions/ AMBA_Spec.html
7. CAN Specification, 1991, Robert Bosch GmbH. [Online], Available: http://www.can.bosch.com
8. G. Schirner and R. Dömer, "Fast and accurate transaction level models using result oriented modeling," in Proc. ICCAD, San Jose, CA, Nov. 2006, pp. 363-368.
9. G. Schirner and R. Dömer, "Accurate yet fast modeling of real-time communication," in Proc. Int. Conf. Hardware/Softw. Codesign and Syst. Synthesis (CODES + ISSS), Seoul, Korea, Oct. 2006, pp. 70-75.
10. D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao, SpecC: Specification Language and Design Methodology. Norwell, MA: Kluwer, 2000.
11. M. Sgroi, M. Sheets, M. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli, "Addressing the system-on-a-chip interconnect woes through communication based design," in Proc. Des. Autom. Conf., Jun. 2001, pp. 667-672.
12. SV: An extension of SystemC for mixed multi-level communication modeling and interface-based system design," in Proc. DATE Conf., Munich, Germany, Mar. 2001, pp. 26-32.
13. D. Brem and D. Müller, "Interface based system modeling of a CAN using SVE," in Proc. EkompaSS Workshop, Hanover, Germany, Apr. 2003.
14. M. Caldari, M. Conti, M. Coppola, S. Curaba, L. Pieralisi, and C. Turchetti, "Transaction-level models for AMBA bus architecture using SystemC 2.0," in Proc. DATE Conf., Munich, Germany, Mar. 2003, pp. 26-31.
15. M. Coppola, S. Curaba, M. Grammatikakis, and G. Maruccia, "IPSIM: SystemC 3.0 enhancements for communication refinement," in Proc. DATE Conf., Munich, Germany, Mar. 2003, pp. 106-111.
16. A. Gerstlauer, D. Shin, R. Doemer, and D. Gajski, "System-level communication modeling for network-on-chip synthesis," in Proc. Asia and South Pacific. Des. Autom. Conf., Shanghai, China, Jan. 2005, pp. 45-48.
17. Reference Model of Open System Interconnection (OSI), 1994, International Organization for Standardization (ISO). iSO/IEC 7498 Standard.
18. M. Lajolo, C. Passerone, and L. Lavagno, "Scalable techniques for system-level co-simulation, and co-estimation," Proc. Inst. Electr. Eng. -Computers and Digital Techniques, vol. 150, no. 4, pp. 227-238, Jul. 2003.
19. K. Hines and G. Borriello, "Optimizing communication, in embedded system, co-simulation," in Proc. Codes/CACHE, Braunschweig, Germany, Mar. 1997, pp. 121-125.
20. H. Kopetz, Real-Time Systems: Design Principles for Distributed Applications. Norwell, MA: Kluwer, 1997.
21. K. W. Tindell, H. Hansson, and A. J. Wellings, "Analysing real-time communications: Controller area network (CAN)," in Proc. Real-Time Syst. Symp., Dec. 1994, pp. 259-263.
22. P. van der Putten, J. Voeten, M. Geilen, and M. Stevens, "System level models for real-time communication," in Proc. EUROMICRO, Sep. 1999, pp. 496-501.
23. S. Pasrich, N. Dutt, and M. Ben-Romdhane, "Fast exploration of bus-based on-chip communication architectures," in Proc. Int. Conf. Hardware/Softw. Codesign and Syst. Synthesis (CODES+ISSS), Stockholm, Sweden, Sep. 2004, pp. 242-247.
24. W. LaRue, S. Solden, and B. Bhattacharya, "Functional and performance modeling of concurrency in VCC," in Proc. Concurrency and Hardware Des.-Advances Petri Nets, J. Cortadella, A. Yakovlev, and G. Rozenberg, Eds., Nov. 2002, vol. 2549, pp. 191-227.
25. N. C. Audsley, K. W. Tindell, and A. Burns, "The end of the line for static cyclic scheduling?" in Proc. 5th Euromicro Workshop Real-Time Syst., Oulu, Finland, 1993, pp. 36-41.
26. F. Ghenassia, Transaction-Level Modeling With SystemC: TLM Concepts and Applications for Embedded Systems. New York: Springer-Verlag, 2005.
27. S. Yoo and K. Choi, "Synchronization overhead reduction in timed cosimulation," in Proc. IEEE Int. High Level Design Validation and Test Workshop, Nov. 1997, pp. 157-164.
28. F. Hartwich and A. Bassemir, The Configuration of the CAN Bit Timing, 1999. [Online]. Available: http://www.can.bosch.com
29. 128-Bit Processor Local Bus Architecture Specification, 4th ed. Armonk, NY: IBM, 2004. SA-14-2538-04.
30. 2C-BuS Specification, 2nd ed. Eindhoven, The Netherlands: Philips Semiconductors, Jan. 2000. document order number: 9398 393 40011.
31. A. Gerstlauer and D. D. Gajski, "System-level abstraction semantics," in Proc. Int. Symp. Syst. Synthesis, Kyoto, Japan, Oct. 2002, pp. 231-236.