Heterogeneous MP-SoC - The solution to energy-efficient signal processing

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 686-691

  Kogel, Tim ^a   Meyr, Heinrich ^a,b  

^a CoWare Inc ^*

^b RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

Design Space Exploration; Energy Efficiency; MP SoC; Network on Chip; Signal Processing

Indexed keywords

MULTIPROCESSOR SYSTEMS-ON-CHIPS (MPSOC0; NETWORK-ON-CHIP; SPACE EXPLORATION;

ALGORITHMS; AUTOMATION; COMPUTATIONAL METHODS; ECONOMIC AND SOCIAL EFFECTS; ENERGY EFFICIENCY; OPTIMIZATION; SIGNAL PROCESSING;

MULTIPROCESSING SYSTEMS;

EID: 4444353560     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (38)

1. Arteris Unveils Strategy, Technology for enabling Network on Chip (NoC) Design. Press Release, March 2003.
2. A. Cochrane, C. Lennard, K. Topping, S. Klostermann, N. Weyrich, K. Ahluwalia. AMBA AHB Cycle Level Interface (AHB CLI) Specification, 2003.
3. A. Hofmann, H. Meyr, R. Leupers. Architecture Exploration for Embedded Processors with LISA. Kluwer Academic Publishers, 2002. ISBN 1-4020-7338-0.
4. A. Nohl, G. Braun, A. Hoffmann, O. Schliebusch, R. Leupers, H. Meyr. A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. In Proceedings of the Design Automation Conference (DAC), 2002.
5. A. Wieferink, T. Kogel, R. Leupers, G. Ascheid, H. Meyr, G. Braun, A. Nohl. A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", Februry 2004.
6. A.D. Pimentel, C. Erbas. An IDF based Trace Transformation Method for Communication Refinement. In Proceedings of the Design Automation Conference (DAC), June 2003.
7. T. Agerwala. Systems Trends and their Impact on Future Microprocessor Design. Keynote of 35th Annual International Symposium on Microarchitecture, November 2002.
8. B. Bailey. Property Based Verification for SoC. Int. Symp. on System-on-Chip (SoC), November 2003. Invited Talk.
9. C. J. Glossner, T. Raja, E. Hokenek, M. Moudgill. A Multithreaded Processor Architecture for SDR. Proceedings of the Korean Institute of Communication Sciences, 19(11):70-85, November 2002.
10. J. Connel and B. Johnson. Early hardware/software integration using systemc 2.0, 2002.
11. ConvergenSC. CoWare, http://www.coware.com.
12. D. Gajski. Transaction Level Modeling. In "Proc. of the IEEE/ACM/IFIP Int. Conference on Hardware/Software Codesign and System Synthesis", 2003.
13. D. Gajski, J. Zhu, R. Dömer, A.Gerstlauer, S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, 2000.
14. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli. Metropolis; An integrated electronic system design environment. IEEE Computer, 36(4):45-52, April 2003.
15. G. Fettweis. Embedded vector signal processor design. In "Proc. Int. Workshop on Systems, Architecturs, Modeling and Simulation(SAMOS)", July 2003.
16. H. Blume, H. Hübert, H. T. Feldkämper, T. G. Noll. Model-Based Exploration of the Design Space for Heterogeneous Systems on Chip. In Proceedings of the IEEE Conference on Application Specific Architectures and Processors, 2002.
17. H. Yu, A. Gerstlauer, D. Gajski. RTOS Scheduling in Transaction Level Models. In "Proc. of the IEEE/ACM/IFIP Int. Conference on Hardware/ Software Codesign and System Synthesis", 2003.
18. M. G. J. Madsen, K. Virk. Abstract RTOS modelling for multiprocessor system-on-chip. In International Symposium on System-on-Chip, pages 147-150. IEEE, nov 2003.
19. K. Goossens, J. van Meerbergen, A. Peters, P. Wielage. Networks on Silicon: Combining Best-Effort and Guaranteed Services. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2002.
20. K. Keutzer, S. Malik, A.R. Newton, J.M. Rabaey, A. Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Desig of Integrated Circuits and Systems, 19(12): 1523-1543, December 2000.
21. L. Benini, G. De Micheli. Networks on Chips: A New SoC Paradigm. IEEE Computer, pages 70-78, January 2002.
22. M.-A. Dziri, W. Cesrio, F.R. Wagner, A.A. Jerraya. Unified Component Integration Flow for Multi-Processor SoC Design and Validation. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2004.
23. M. Ariyamparambath, D. Bussaglia, B. Reinkemeier, T. Kogel, T. Kempf. A Highly Efficient Modeling Style for Heterogeneous Bus Architectures. In "Proc. IEEE Int. Symp. on System-on-Chip (SoC)", November 2003.
24. M. Grammatikakis, M. Coppola, F. Sensini. Software for Multiprocessor Networks on Chip, chapter 14, pages 281-303. Kluwer Academic Publishers, 2003.
25. M.J. Rutten, J.T.J. van Eijndhoven, E.G.T. Jaspers, P. van der Wolf, O.P. Gangwal, A. Timmer, E.-J.D. Pol. A Heterogeneous Multiprocessor Architecture for Flexible Media Processing. IEEE Design & Test of Computers, 19(5):39-50, July-August 2002.
26. O. Ogawa, K. Shinohara, Y. Watanabe, H. Niizuma, T. Sasaki, Y. Takai, S. Bayon de Noyer and P. Chauvet. A Practical Approach for Bus Architecture Optimization at Transaction Level. In "Proc. Designers' Forum, Int. Conf. on Design, Automation and Test in Europe(DATE)", 2003.
27. Open Core Protocol International Partnership (OCP-IP). OCP datasheet, http://www.ocpip.org.
28. P. Magarshack, P. Paulin. System-on-chip Beyond the Nanometer Wall. In Proceedings of the Design Automation Conference (DAC), 2003.
29. R. Subramanian, U. Jha, J. Medlock, C. Woodthorpe, K. Rieken. Novel Application-Specific Signal Processing Architectures for Wideband CDMA and TDMA Applications. In Proc. of the IEEE Vehicular Technology Conference (VTC), 2000.
30. S. Lakshmanamurthy, K.-Y. Liu, Y. Pun, L. Huston, U. Naik. Network Processor Performance Analysis Methodology. Intel Technology Journal, 6(3), Aug. 2002.
31. SystemC initiative. http://www.systemc.org.
32. T. Gloekler, H. Meyr. Design of Energy-Efficient Application-Specific Instruction Set Processors. Kluwer Academic Publishers, 2004. ISBN 1-4020-7730-0.
33. T. Grötker, S. Liao, G. Martin, S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002.
34. T. Kogel, A. Wieferink, R. Leupers, Gerd Ascheid, H. Meyr, D. Bussaglia, M. Ariyamparambath. Virtual Architecture Mapping: A SystemC based Methodology for Architectural Exploration of System-on-Chip Designs. In "Proc. Int. Workshop on Systems, Architecturs, Modeling and Simulation(SAMOS)", July 2003.
35. T. Kogel, M. Doerper, A. Wieferink, R. Leupers, G. Ascheid, H. Meyr, and S. Goossens. A Modular Simulation Framework for Architectural Exploration of On-Chip Interconnection Networks. In CODES+ISSS, October 2003.
36. T.A.C.M. Claasen. High Speed: Not the Only Way to Exploit the Intrinsic Computational Power of Silicon. In In Proceedings of the International Solid-State Circuits Conference, 1999.
37. Tensilica. http://www.tensilica.com.
38. D. M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22th Annual International Symposium on Computer Architecture, 1995.