Fine-grained application source code profiling for ASIP design

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 329-334

  Karuri, Kingshuk ^a   Al Faruque, Mohammad Abdullah ^a   Kraemer, Stefan ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a   Meyr, Heinrich ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

ASIPs; Codesign; Customizable Processors; Profiling

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; DECISION MAKING; DECODING; ITERATIVE METHODS; QUERY LANGUAGES;

ASIP; CODESIGN; CUSTOMIZABLE PROCESSORS; PROFILING;

PRODUCT DESIGN;

EID: 27944470535     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193827     Document Type: Conference Paper

References (23)

1. J.A. Fisher: Customized Instruction Sets for Embedded Processors, Design Automation Conference (DAC), 1999
2. A. Oraioglu, A. Veidenbaum: Application Specific Microprocessors (Guest Editors' Introduction), IEEE Design & Test Magazine, Jan/Feb 2003
3. F. Sun, S. Ravi, A. Ragnunathan, N.K. Jha: Synthesis of Custom Processors based on Extensible Platforms, ICCAD, 2002
4. D. Goodwin, D. Petkov: Automatic Generation of Application Specific Processors, CASES, 2003
5. H. Scharwaechter, D. Kammler, A. Wieferink et al.: ASIP Archiecture Exploration for Efficient IPsec Encryption, SCOPES, 2004
6. K. Atasu, L. Pozzi, P. lenne: Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints, DAC, 2003
7. N. Clark, H. Zhong, S. Mahlke: Processor Acceleration Through Automated Instruction Set Customization, MICRO-36, 2003
8. SpixTools: Introduction and User's Manual, TR 93-6, Sun Microsystems, Feb 1993
9. VTune: http://www.intel.com/software/products/vtune
10. D. Suresh, W. Najjar, F. Vahid et al.: Profiling Tools for Hardware/Software Partitioning of Embedded Applications, LCTES, 2003
11. LISATek products: http://www.coware.com
12. A. Nohl, G. Braun, A. Hoffmann et al.: A Universal Technique for Fast and Flexible Instruction Set Architecture Simulation, DAC, 2002
13. M. Reshadi, P. Mishra, N. Dutt: Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation, DAC, 2003
14. M. Ravasi, M. Mattavelli: High-level Algorithmic Complexity Evaluation for System Design, Journal of Systems Architecture, no. 48, Elsevier, 2003
15. L. Cai, A. Gerstlauei, D. Gajski: Retargetable Profiling for Rapid, Early System-level Design Space Exploration, DAC. 2004
16. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt A. Nicolau: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability, DATE, 1999
17. R. Leupers, O. Wahlen, M. Hohenauer et al.: An Executable Intermediate Representation for Retargetable Compilation and High-Level Code Optimization, Int. Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), 2003
18. R. A. Uhlig, T. N. Mudge : Trace-driven Memory Simulation : A Survey, Proceedings of the ACM Computing Surveys, 1997
19. Dinero : http://www.cs.wisc.edu/markhill/dineroiv/
20. MPG123 Distribution : http://ftp.tu-clausthal.de/pub/unix/audio/mpg123
21. Softfloat distribution : http://www.cs.berkeley.edu/~jhauser/arithmetic/ SoftFloat.html
22. P. Giusto, G. Martin, E. Harcourt : Reliable Estimation of Execution Time of Embedded Software, DATE, 2001
23. L. Lavagno, J. R. Bammi, E. Harcourt et al: Software Performance Estimation Strategies in a System-level Design Tool, CODES, 2000