OCCN: A network-on-chip modeling and simulation framework

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn , Issue , 2004, Pages 174-179

  Coppola, Marcello ^a   Curaba, Stephane ^a   Grammatikakis, Miltos D ^b,c   Maruccia, Giuseppe ^a   Papariello, Francesco ^a  

^a STMICROELECTRONICS   (France)

^b ISD SA ^*  (Greece)

^c TEI Crete ^*  (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED HARDWARE; ON-CHIP BUSES; ON-CHIP COMMUNICATION ARCHITECTURES (OCCA); PROTOCOL REFINEMENT;

ALGORITHMS; DECODING; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; MULTIMEDIA SYSTEMS; NETWORK PROTOCOLS; OBJECT ORIENTED PROGRAMMING; SATELLITES;

TELECOMMUNICATION NETWORKS;

EID: 3042660211     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269226     Document Type: Conference Paper

References (21)

1. Amba Bus, Arm, http://www.arm.com
2. Benini, L., and De Micheli, G. Networks on Chips: "A new SoC paradigm", IEEE Computer, vol. 35 (1), 2002, pp. 70-781.
3. Brunel J-Y., Kruijtzer W.M., Kenter, H.J. et al. "Cosy communication IP's". Proc. Design Automation Conf., 2000, pp. 406-409
4. Caldari, M., Conti, M., Pieralisi, L., Turchetti, C., Coppola, M., and Curaba, S., "Transaction-level models for Amba bus architecture using SystemC 2.0". Proc. Design Automation Conf., Munich, Germany, 2003, pp. 20026-20031.
5. Dewey, A., Ren, H., Zhang, T. "Behaviour modeling of micro-electro-mechanical systems (MEMS) with statistical performance variability reduction and sensitivity analysis". IEEE Trans. Circuits and Systems, 47 (2), 2002, pp. 105-113.
6. Cierto virtual component co-design (VCC), Cadence Design Systems, see http://www.cadence.com/articles/vcc.html
7. Coppola, M., Curaba, S., Grammatikakis M.D. and Maruccia, G. "IPSIM: SystemC 3.0 enhancements for refinement", Proc. Design Automation & Test in Europe Conf., 2003, pp 20106-111.
8. Coppola, M., Curaba, S., Grammatikakis, M., Maruccia, G., and Papariello, F. "The OCCN user manual". Available from http://occn.sourceforge.net
9. Forsell, M. "A scalable high-performance computing solution for networks on chips", IEEE Micro, 22 (5), pp. 46-55, 2002.
10. Guerrier, P., and Greiner, A. "A generic architecture for on-chip packet-switched interconnections", Proc. Design, Automation & Test in Europe Conf., 2000, pp. 250-256.
11. "IBM On-chip CoreConnect Bus". Available from http://www.chips.ibm.com/products/coreconnect
12. Lahiri, K., Raghunathan, A., and Dey, S. "Design space exploration for optimizing on-chip communication networks", to appear, IEEE Trans. CAD Integr. Circuits and Systems.
13. Lahiri, K., Raghunathan, A., and Dey, S. "System level performance analysis for designing on-chip communication architectures", IEEE Trans. CAD Integr. Circuits and Systems, 20 (6), 2001, pp.768-783.
14. Networks on Chip, Eds. Jantsch, A. and Tenhunen, H. Kluwer Academic Publisher, 2003, ISBN: 1-4020-7392-5.
15. Paulin, P., Pilkington, C., and Bensoudane E., "StepNP: A system-level exploration platform for network processors", IEEE Design and Test, 2002, 19(6), 17-26
16. Raw. Available from http://www.cag.lcs.mit.edu/raw
17. Scandurra A., Falconeri, G., Jego, B., "STBus communication system: concepts and definitions", internal document, STM, 2002.
18. Scandurra A., "STBus communication system: architecture specification", internal document, STM, 2002.
19. VSI Alliance, http://www.vsi.org/
20. Zivkovic, V.D., van der Wolf, P., Deprettere, E.F. et al. "Design space exploration of streaming multiprocessor architectures", IEEE Workshop Sign. Proc. Syst., San Diego, Ca, 2002.
21. Zhang, T., Chakrabarty, K., Fair, R.B. "Integrated hierarchical design of micro-electro-fluidic systems using SystemC". Microelectronics J., 33, 2002, pp. 459-470.