A methodology and tool suite for C compiler generation from ADL processor models

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1276-1281

  Hohenauer, Manuel ^a   Scharwaechter, Hanno ^a   Karuri, Kingshuk ^a   Wahlen, Oliver ^a   Kogel, Tim ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a   Meyr, Heinrich ^a   Braun, Gunnar ^b   Van Someren, Hans ^c  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b CoWarem Inc ^*  (United States)

^c Associated Compiler Experts bv   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

CODE QUALITY; DESIGN PLATFORM; DESIGN PROCESS; EMBEDDED PROCESSORS; ARCHITECTURE EXPLORATION; EFFICIENT ARCHITECTURE; EFFICIENT DESIGNS; PROCESSOR MODELING; PROCESSOR MODELS; RETARGETABLE;

COMPUTATIONAL METHODS; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION; EMBEDDED SYSTEMS; PROGRAM COMPILERS; SEMANTICS; AUTOMATION; C (PROGRAMMING LANGUAGE); DESIGN; EXHIBITIONS; TOOLS;

PROGRAM PROCESSORS; PROGRAM COMPILERS;

EID: 3042519012     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269071     Document Type: Conference Paper

References (23)

1. A. Oraioglu, A. Veidenbaum: Application Specific Microprocessors (Guest Editors Introduction), IEEE Design & Test Magazine, Jan/Feb 2003
2. A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt A. Nicolau: EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability, Design Automation & Test in Europe (DATE), 1999
3. A. Hoffmann, H. Meyr, R. Leupers: Architecture Exploration for Embedded Processors with LISA, Kluwer Academic Publishers, ISBN 1-4020-7338-0, Dec 2002
4. R. Leupers, P. Marwedel: Retargetable Compiler Technology for Embedded Systems - Tools and Applications, Kluwer Academic Publishers, ISBN 0-7923-7578-5, Nov 2001
5. Tensilica Inc.: http://www.tensilica.com
6. Target Compiler Technologies: http://www.retarget.com
7. Free Software Foundation/EGCS: http://gcc.gnu.org
8. C. Fraser, D. Hanson: A Retargetable C Compiler: Design And Implementation, Benjamin/Cummings, 1995
9. C. Liem, P. Paulin, M. Comero, A. Jerraya: Industrial Experience Using Rule-driven Retargetable Code Generation for Multimedia Applications, 8th Int. Symp. on System Synthesis (ISSS), 1995
10. G. Araujo: Code Generation Algorithms for Digital Signal Processors, Ph.D. thesis, Princeton University, Department of Electrical Engineering, 1997
11. R. Leupers: Code Optimization Techniques for Embedded Processors, Kluwer Academic Publishers, 2000
12. R. Leupers, P. Marwedel: Time-Constrained Code Compaction for DSPs, IEEE Transactions on VLSI Systems, vol. 5, no. 1, Mar 1997
13. S. Hanono, S. Devadas: Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator, 35th Design Automation Conference (DAC), 1998
14. Trimaran home page: http://www.trimaran.org
15. Mescal home page: http://www.gigascale.org/mescal
16. S. Kobayashi, Y. Takeuchi, A. Kitajima, M. Imai: Compiler Generation in PEAS-III: an ASIP Development System, Int. workshop on Software and Compilers for Embedded Processors (SCOPES), 2001
17. Associated Compiler Experts bv: http://www.ace.nl
18. A. Fauth, J. Van Praet, M. Freericks: Describing Instruction-Set Processors in nML, European Design and Test Conference, 1995
19. CoWare Inc.: LISATek product family, http://www.coware.com
20. A. Nohl, G. Braun, A. Hoffmann, O. Schliebusch, H. Meyr, R. Leupers: A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation, Design Automation Conference (DAC), 2002
21. O. Wahlen, M. Hohenauer, R. Leupers, H. Meyr: Instruction Scheduler Generation for Retargetable Compilation, IEEE Design & Test of Computers, Jan/Feb 2003
22. X. Nie, L. Gazsi, F. Engel, and G. Fettweis: A New Network Processor Architecture for High-Speed Communications, IEEE Workshop on Signal Processing Systems (SiPS), 1999
23. F. Homewood and P. Faraboschi: ST200: A VLIW Architecture for Media-Oriented Applications, Microprocessor Forum, 2000