Schedulers as model-based design elements in programmable heterogeneous multiprocessors

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 408-411

  Paul, JoAnn M ^a   Bobrek, Alex ^a   Nelson, Jeffrey E ^a   Pieper, Joshua J ^a   Thomas, Donald E ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Computer Aided Design; Heterogeneous Multiprocessors; Performance Modeling; Schedulers; System Modeling

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; MATHEMATICAL MODELS; SCHEDULING;

SCHEDULERS;

MULTIPROCESSING SYSTEMS;

EID: 0042134836     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775938     Document Type: Conference Paper

References (8)

1. "Are Single-Chip Multiprocessors in Reach?", IEEE Design & Test, Jan - Feb 2001.
2. C.L. Seitz. "System Timing." Introduction to VLSI Systems. C. Mead, L. Conway. Reading, MA: Addison-Wesley, 1980.
3. A.S. Cassidy, J.M.Paul, D.E.Thomas."Layered, Multi-Threaded, High-Level Performance Design. DATE 2003
4. B. Grattan, G. Stitt, F. Vahid. "Codesign-extended applications." CODES 2002.
5. F. Gharsalli, S. Meftali, F. Rousseau, A. Jerraya. "Automatic generation of embedded memory wrapper for multiprocessor SoC," DAC 2002.
6. K. Richter, R. Ernst. "Event model interfaces for heterogeneous system analysis," DATE 2002.
7. D. Skillcorn, D. Talia. Models and Languages for Parallel Computation, ACM Computing Surveys. 1998.
8. http://www.gnu.org