Combining simulation and formal methods for system-level performance analysis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Künzli, Simon ^a   Poletti, Francesco ^b   Benini, Luca ^b   Thiele, Lothar ^a  

^a ETH ZURICH   (Switzerland)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; FORMAL LOGIC; INTERFACES (COMPUTER); MATHEMATICAL MODELS; SYSTEMS ANALYSIS;

FORMAL ANALYSIS FRAMEWORK; FORMAL COMPOSITIONAL MODELS; PERFORMANCE ANALYSIS;

EMBEDDED SYSTEMS;

EID: 34047113994     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244109     Document Type: Conference Paper

References (23)

1. P. Barford and M. Crovella. Generating representative web workloads for network and server performance evaluation. In Proc. SIGMETRICS, pages 151-160. ACM Press, 1998.
2. R. Bergamaschi et al. Automating the design of SoCs using cores. IEEE Design and Test of Computers, 18(5):32-45, 2001.
3. A. Bobrek, J. J. Pieper, J. E. Nelson, J. M. Paul, and D. E. Thomas. Modeling shared resource contention using a hybrid simulation/analytical approach. In Proc. DATE'04, pages 1144-1149. IEEE Computer Society, 2004.
4. L. Cai and D. Gajski. Transaction level modeling: an overview. In Pmc. CODES+ISSS, pages 19-24, New York, NY, USA, 2003. ACM Press.
5. S. Chakraborty, S. Künzli, and L. Thiele. A general framework for analysing system properties in platform-based embedded system designs. In Proc. DATE, pages 190-195, March 2003.
6. S. Chakraborty, S. Künzli, L. Thiele, A. Herkersdorf, and P. Sagmeister. Performance evaluation of network processor architectures: Combining simulation with analytical estimation. Computer Networks, 41(5):641-665, April 2003.
7. ConvergenSC the Advanced System Designer, Coware. http://www.coware.com/ products/../convergensc_techoverview.php.
8. M. Gries, C. Kulkarni, C. Sauer, and K. Keutzer. Comparing analytical modeling with simulation for network processors: A case study. In Proc. DATE, March 2003.
9. T. Grötker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic, Boston, May 2002.
10. R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis - the SymTA/S approach. IEE Proc. - CDT, 152(02), March 2005.
11. K. Lahiri, A. Raghunathan, and S. Dey. Design space exploration for optimizing on-chip communication architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 23(6), 2004.
12. W. E. Leland, M. S. Taqqu, W. Willinger, and D. V. Wilson. On the self-similar nature of Ethernet traffic. In Proc. ACM SIGCOMM, pages 183-193, 1993.
13. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proc. DATE'04, pages 752-757, 2004.
14. S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Sparso, and J. Madsen. A network traffic generator model for fast network-on-chip simulation. In Proc. DATE, pages 780-785. IEEE Computer Society, 2005.
15. D. Pham et al. The design and implementation of a first-generation CELL processor. In Proc. ISSCC, February 2005.
16. P. Pop, P. Eles, and Z. Peng. Analysis and optimization of heterogeneous multiprocessor SoC. IEE Proc. - CDT, 152(02), March 2005.
17. K. Richter, M. Jersak, and R. Ernst. A formal approach to MPSoC performance verification. Computer, 36(4):60-67, 2003.
18. RTEMS home page, http://www.rtems.com.
19. Seamless Hard ware/Software Co-Verification, Mentor Graphics. http://www.mentor.com/seamless/.
20. Software ARM. http://www.cl.cam.ac.uk/../users/mwd24/phd/swarm.html.
21. Synopsys System Studio, Synopsys. http://www.synopsys.com/products/../ cocentric_studio/cocentric_studio.html.
22. uClinux, Embedded Linux Microcontroller Project. http://www.uclinux.org/.
23. W. Wolf. Computers as components: principles of embedded computing system design. Morgan Kaufmann Publishers Inc., San Francisco. CA, USA, 2001.