A modular simulation framework for spatial and temporal task mapping onto multi-processor SoC platforms

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 876-881

  Kempf, Torsten ^a   Doerper, Malte ^a   Leupers, R ^a   Ascheid, G ^a   Meyr, H ^a   Kogel, Tim ^b   Vanthournout, Bart ^b  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b CoWare Inc ^*  (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ENERGY EFFICIENCY; OPTIMIZATION; SIGNAL PROCESSING; VIRTUAL REALITY; XML;

COMMUNICATION RESOURCES; SOC PLATFORMS; SYSTEMC-BASED SIMULATION; VIRTUAL PROCESSING;

MULTIPROCESSING SYSTEMS;

EID: 33646898466     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.21     Document Type: Conference Paper

References (27)

1. T. Lingerer, B. Robic, J. Silc. A Survey of Processors with Explicit Multithreading. ACM Computing Surveys, 35(1):29-63, March 2003.
2. S. Lakshmanamurthy, K.-Y. Liu, Y. Pun, L. Huston, U. Naik. Network Processor Performance Analysis Methodology. Intel Technology Journal, 6(3), August 2002.
3. M.J. Rutten, J.T.J.Van Eijndhoven, E.G.T. Jaspers, P. van der Wolf, O.P. Gangwal, A. Timmer, E.-J.D. Pol. A Heterogeneous Multiprocessor Architecture for Flexible Media Processing. IEEE Design & Test of Computers, 19(5):39-50, July-August 2002.
4. C. J. Glossner, T. Raja, E. Hokenek, M. Moudgill. A Multithreaded Processor Architecture for SDR. Proc. of the Korean Institute of Communication Sciences, 19(11):70-85, November 2002.
5. T. Agerwala. Systems Trends and their Impact on Future Microprocessor Design. Keynote of 35th Annual International Symposium on Microarchitecture, November" 2002.
6. T. Grötker, S. Liao, G. Martin, S. Swan. System Design with SystemC. Kluwer Academic Publishers. 2002.
7. K. Keutzer, S. Malik, A.R. Newton, J.M. Rabaey, A. Sangiovanni- Vincentelli. System-level design: Orthogonalizarion of concerns and platform-based design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19(12): 1523-1543, December 2000.
8. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli. Metropolis: An integrated electronic system design environment. IEEE Computer. 36(4):45-52, April 2003.
9. D. Gajski, J. Zhu, R. Dömer et al. SpecC: Specification Language and Methodology. Kluwer Academic Publishers. 2000.
10. M.-A. Dziri, W. Cesrio, F.R. Wagner, A.A. Jerraya. Unified Component Integration Flow for Multi-Processor SoC Design and Validation. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)" 2004.
11. W. Cesario, A. Baghdadi, L. Gauthier et al. Component-Based Design Approach for Multicore SoCs. In Proc. of the Design Automation Conference (DAC), 2002.
12. M. Jersak, R. Henia, R. Ernst. Context-Aware Performance Analysis for Efficient Embedded System Design. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2004.
13. T. Pop, P. Eles, Z. Peng. Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems. In "Proc. Int. Symp. on Hardware/Software Codesign (CODES)", 2002.
14. A.D. Pimentel, L.O. Hertzberger, P. Lieverse, P. van der Wolf, E.F. Deprettere. Exploring Embedded-Systems Architectures with Artemis. IEEE Computer, 34(11):57-63, November 2001.
15. J.M. Paul, A. Bobrek, J.E. Nelson, J.J. Pieper, D.E. Thomas. Schedulers as Model-Based Design Elements in Programmable Heterogeneous Multiprocessors. In Proc. of the Design Automation Conference (DAC), 2003.
16. E. Bensoudane P.G. Paulin, C. Pilkington. Stepnp: A system-level exploration platform for network processors. IEEE Design & Test of Computers, 19(6): 17-26, Nov-Dec 2002.
17. Jan Madsen, Shankar Mahadevan, Kashif Virk, and Mercury Gonzalez. Network-on-chip modeling for system-level multiprocessor simulation. In Proceedings of the 24th IEEE International Real-Time Systems Symposium RTSS03, pages 82-92, December 2003.
18. A. Gerstlauer, H. Yu, D.D. Gajski. RTOS Modeling for System Level Design. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2003.
19. D. Quinn, B. Lavigueurl,G. Bois, M. Aboulharnid. A System Level Exploration Platform and Methodology for Network Applications Based on Configurable Processors. In "Proc. Int. Conf. on Design, Automation and Test in Europe(DATE)", 2004.
20. V. J. Mooney, D. M. Blough. A Hardware-Software Real-Time Operating System Framework for SoC's. IEEE Design & Test of Computers, 19(6):44-51. Nov/Dec 2002.
21. M. Ariyamparambath, D. Bussaglia, B. Reinkemeier, T. Kogel, T. Kempf. A Highly Efficient Modeling Style for Heterogeneous Bus Architectures. In "Proc. IEEE Int. Symp. on System-on-Chip (SoC)", November 2003.
22. P. Magarshack, P. Paulin. System-on-chip Beyond the Nanometer Wall. In Proc. of the Design Automation Conference (DAC), 2003.
23. P. Lieverse, P van der Wolf, E. Deprettere,K Vissers. A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. In "Proc. IEEE Int. Workshop on Signal Processing Systems (SIPS)", 1997.
24. T. Kogel, A. Wieferink, R. Leupers, Gerd Ascheid, H. Meyr, D. Bussaglia, M. Ariyamparambath. Virtual Architecture Mapping: A SystemC based Methodology for Architectural Exploration of System-on-Chip Designs. In "Proc. Int. Workshop on Systems, Architecturs, Modeling and Simulation(SAMOS)", July 2003.
25. T. Kogel, M. Doerper, A. Wieferink, R. Leupers, G. Ascheid, H. Meyr, and S. Goossens. A Modular Simulation Framework for Architectural Exploration of On-Chip Interconnection Networks. In CODES+ISSS, October 2003.
26. E.A. Lee, A. Sangiovanni-Vincentelli. A framework for comparing models of computation. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 17(12): 1217-1229, Dec 1998.
27. Intel Network Processors. http://developer.intel.com/design/network/ products/npfamily/.