pn: A tool for improved derivation of process networks

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Verdoolaege, Sven ^a   Nikolov, Hristo ^a   Stefanov, Todor ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34247267792     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/75947     Document Type: Article

References (30)

1. A. Darte R. Schreiber G. Villard Lattice-based memory allocation. IEEE Transactions on Computers 54 1242 1257 2005
2. E. A. Lee A. Sangiovanni-Vincentelli A framework for comparing models of computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 17 12 1998 1217 1229
3. J. Davis R. Galicia M. Goel PtolemyII: heterogeneous concurrent modeling and design in java. University of California Berkeley, Calif, USA UCB/ERL M99/40 1999
4. G. Kahn The semantics of a simple language for parallel programming. Proceedings of the IFIP Congress North-Holland Stockholm, Sweden 1974 471 475
5. E. A. de Kock G. Essink W. J. M. Smits YAPI: application modeling for signal processing systems. Proceedings of the 37th Design Automation Conference (DAC '00) Los Angeles, Calif, USA 2000 402 405
6. E. A. de Kock Multiprocessor mapping of process networks: a JPEG decoding case study. Proceedings of the 15th International Symposium on System Synthesis (ISSS '02) Kyoto, Japan 2002 68 73
7. B. K. Dwivedi basant@cse.iitd.ernet.in A. Kumar anshul@cse.iitd.ernet.in M. Balakrishnan mbala@cse.iitd.ernet.in Automatic synthesis of system on chip multiprocessor architectures for process networks. Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, (CODES+ISSS '04) Stockholm, Sweden IEEE Computer Society 2004 60 65
8. K. Goossens J. Dielissen J. van Meerbergen Guaranteeing the quality of services in networks on chip. Networks on Chip Kluwer Academic Publishers Hingham, Mass, USA 2003 61 82
9. P. Lieverse T. Stefanov P. van der Wolf E. Deprettere System level design with SPADE: an M-JPEG case study. Proceedings of the International Conference on Computer-Aided Design (ICCAD '01) San Jose, Calif, USA 2001 31 38
10. A. Nieuwland J. Kang O. P. Gangwal C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems. Kluwer Academic Publishers Norwell, Mass, USA 2002
11. H. Nikolov T. Stefanov E. Deprettere Multi-processor system design with ESPAM. Proceedings of the 4th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06) Seoul, Korea 2006 211 216
12. A. D. Pimentel C. Erbas S. Polstra A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers 55 2006 2 99 112
13. T. Stefanov stefanov@liacs.nl C. Zissulescu zissules@liacs.nl A. Turjan aturjan@liacs.nl B. Kienhuis kienhuis@liacs.nl E. Deprettere edd@liacs.nl System design using Kahn process networks: the Compaan/Laura approach. Proceedings of Conference Design, Automation and Test in Europe (DATE '04) 1 Paris, France 2004 340 345
14. P. van der Wolf P. Lieverse M. Goel D. La Hei K. Vissers MPEG-2 decoder case study as a driver for a system level design methodology. Proceedings of the 7th International Workshop on Hardware/Software Codesign (CODES '99) Rome, Italy 1999 33 37
15. B. Kienhuis E. Rijpkema E. Deprettere Compaan: deriving process networks from matlab for embedded signal processing architectures. Proceedings of the 8th International Workshop Hardware/Software Codesign (CODES '00) San Diego, Calif, USA ACM Press 2000 13 17
16. E. Rijpkema rijpkema.edd@liacs.nl E. F. Deprettere B. Kienhuis Deriving process networks from nested loop algorithms. Parallel Processing Letters 10 2 2000 165 176
17. A. Turjan aturjan@liacs.nl B. Kienhuis E. Deprettere Translating affine nested-loop programs to process networks. Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '04) Washington, DC, USA 2004 220 229
18. A. Darte Alain.Darte@ens-lyon.fr R. Schreiber Rob.Schreiber@hp.com G. Villard Gilles.Villard@ens-lyon.fr Lattice-based memory allocation. Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '03) San Jose, Calif, USA ACM Press 2003 298 308
19. K. Beyls kristof.beyls@elis.ugent.be E. H. D'Hollander erik.dhollander@elis.ugent.be Generating cache hints for improved program efficiency. Journal of Systems Architecture 51 4 2005 223 250
20. T. Vander Aa M. Jayapala F. Barat H. Corporaal F. Catthoor G. Deconinck A high-level memory energy estimator based on reuse distance. Proceedings of the 3rd Workshop on Optimizations for DSP and Embedded Systems (ODES '05) San Jose, Calif, USA 2005
21. P. Vanbroekhoven peterv@cs.kuleuven.ac.be G. Janssens gerda@cs.kuleuven.ac.be M. Bruynooghe maurice@cs.kuleuven.ac.be H. Corporaal heco@imec.be F. Catthoor catthoor@imec.be U. Kremer Advanced copy propagation for arrays. Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '03) San Diego, Calif, USA ACM Press 2003 24 33
22. P. Feautrier Automatic parallelization in the polytope model. The Data Parallel Programming Model Lecture Notes in Computer Science 1132 Springer London, UK 1996 79 103
23. P. Feautrier Parametric integer programming. Operationnelle/Operations Research 22 1988 3 243 268
24. S. Verdoolaege sven@cs.kuleuven.ac.be R. Seghir seghir@icps.u-strasbg.fr K. Beyls kristof.beyls@elis.UGent.be V. Loechner M. Bruynooghe Analytical computation of Ehrhart polynomials: enabling more compiler analyses and optimizations. Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '04) Washington, DC, USA 2004 248 258
25. P. Clauss F. J. Fernández D. Gabervetsky S. Verdoolaege Symbolic polynomial maximization over convex sets and its application to memory requirement estimation. ICPS Research Reports Université Louis Pasteur Strasbourg, France 06-04 2006 http://icps.u-strasbg.fr/upload/icps-2006-173.pdf
26. P. Feautrier Dataflow analysis of array and scalar references. International Journal of Parallel Programming 20 1 1991 23 53
27. C. Bastoul cedric.bastoul@prism.uvsq.fr Code generation in the polyhedral model is easier than you think. Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques (PACT '04) IEEE Computer Society Antibes Juan-les-Pins, France 2004 7 16
28. S. Verdoolaege M. Bruynooghe G. Janssens F. Catthoor D. Martin Multi-dimensional incremental loop fusion for data locality. Proceedings of the 14th IEEE International Conference on Application-Specific Systems, Architectures, and Processors (ASAP '03) The Hague, The Netherlands 2003 17 27
29. S. Verdoolaege K. Danckaert F. Catthoor M. Bruynooghe G. Janssens An access regularity criterion and regularity improvement heuristics for data transfer optimization by global loop transformations. Proceedings of the 1st Workshop on Optimization for DSP and Embedded Systems (ODES '03) San Francisco, Calif, USA 2003
30. I. Daubechies W. Sweldens Factoring wavelet transforms into lifting steps. Journal of Fourier Analysis and Applications 4 3 1998 247 269