Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2012, Pages 329-334

  Chang, Meng Fan ^a   Chuang, Ching Hao ^a   Chen, Min Ping ^a   Chen, Lai Fu ^a   Yamauchi, Hiroyuki ^b   Chiu, Pi Feng ^c   Sheu, Shyh Shyuan ^c  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b FUKUOKA INSTITUTE OF TECHNOLOGY   (Japan)

^c INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT DESIGNS; CIRCUIT STRUCTURES; LOCAL STATE; LOW VOLTAGE CIRCUITS; LOW VOLTAGE OPERATION; LOW-POWER CONSUMPTION; LOW-VOLTAGE APPLICATIONS; MEMRISTOR; NON-VOLATILE; POWER FAILURE; RELIABLE OPERATION; RESISTIVE MEMORIES; WRITE SPEED;

COMPUTER AIDED DESIGN; DURABILITY; INTEGRATED CIRCUIT MANUFACTURE; PASSIVE FILTERS; RESISTORS; STATIC RANDOM ACCESS STORAGE;

MEMRISTORS;

EID: 84859951825     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2012.6164968     Document Type: Conference Paper

References (76)

1. T. D. Burd, et al., "A Dynamic Voltage Scaled Microprocessor System," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, Nov. 2000.
2. K. J. Nowka, et al., "A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
3. L. Yan, J. Luo, and N. K. Jha, "Joint Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Read-Time Embedded Systems," IEEE J. Solid-State Circuits, vol. 24, no. 7, pp. 1030-1041, July 2005.
4. M. E. Sinangil, N. Verma, and A. P. Chandrakasan, "A Reconfigurable 8T Ultra-Dynamic Voltage Scalable (U-DVS) SRAM in 65 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 11, pp. 3163-3173, Nov. 2005.
5. M.-F. Chang, S.-M. Yang, and K.-T. Chen, "Wide VDD Embedded Asynchronous SRAM with Dual-Mode Self-Timed Technique for Dynamic Voltage Systems," IEEE Trans. Circuits Syst. I, vol. 56, no. 8, pp. 1657-1667, Aug. 2009.
6. Y. Morita, et al., "An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, June 2007, pp. 256-257.
7. M.-F. Chang, et al., "A differential data-aware power-supplied (D2AP) 8T SRAM cell with expanded write/read stabilities for lower VDDmin applications," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1234-1245, June 2010.
8. J.-J. Wu, et al., "A large σVTH/VDD tolerant ZigZag 8T SRAM with area-Efficient decoupled differential sensing and fast write-back scheme," IEEE J. Solid-State Circuits, vol. 46, no. 4, pp. 815-827, April 2011.
9. M.-F. Chang, et al., "Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM)," The IEEE 9th International Conference on ASIC (ASICON), pp. 327-330, Oct. 2011
10. P.-F. Chiu, M.-F. Chang, et al., "A low store energy, low VDDmin, nonvolatile 8T2R SRAM with 3D stacked RRAM devices for low power mobile applications," Symposium on VLSI Circuits Dig. Tech. Papers, pp. 229-230, June 2010.
11. M.-F. Chang, P. F. Chiu and S.-S. Sheu, "Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC," in Proc. 2011 IEEE Asia South Pacific Design Automation Conference (ASP-DAC), pp.197-203, Jan. 2011.
12. M.-F. Chang, et al., "Challenges and Trends of Resistive Memory (Memristor) Based Circuits for 3D-IC Applications,"2011 Symposium on Solid State Devices and Materials (SSDM), pp. 1053-1054, Sep. 2011.
13. H. Ohno, et al., "Magnetic tunnel junction for nonvolatile CMOS logic," IEEE International Electron Devices Meeting (IEDM), pp. 9.4.1-9.4.4, 2010
14. S.-M. Yoon, et al., "Phase-change-driven programmable switch for nonvolatile logic applications," IEEE Electron Device Letters, vol. 30, no. 4, pp.371-373, 2009
15. Leon O. Chua, "Memristor-the missing circuit element," IEEE Tran. Circuit Theory, vol. ct-18, no. 5, pp.507-519, Sept. 1971
16. A. Chen, et al., "Non-volatile Resistive Switching for Advanced Memory Applications," IEDM, pp.746-749, 2005.
17. Y. H. Tseng, et al., "Electron Trapping Effect on the Switching Behavior of Contact RRAM Devices through Random Telegraph Noise Analysis, " IEDM, pp. 28.5.1-28.5.4, Dec. 2010
18. K. Tsunoda, et al., "Low Power and High Speed Switching of Ti-doped NiO ReRAM under the Unipolar Voltage Source of less than 3V," IEDM, pp. 767-770, Dec. 2007
19. Dmitri B. Strukov, et al., "The missing memristor found,"Nature, issue 453, pp. 80-83, May 2008.
20. 2Based RRAM," IEDM, pp. 1-4, Dec. 2008.
21. Z. Wei, et al., "Highly Reliable TaOx ReRAM and Direct Evidence of Redox Reaction Mechanism," IEDM, pp. 293-296, Dec. 2008
22. W.C. Chien, et al., "A Forming-free Wox Resistive Memory Using a Novel Self-aligned Field Enhancement Feature with Excellent Reliability and Scalability," IEDM, pp. 440-443, Dec. 2010
23. S. Kawabata, et al., "CoOx-RRAM memory cell technology using recess structure for 128Kbits memory array," in Proc. the International Memory Workshop (IMW), pp. 1-2, May 2010
24. M. J. Kim, et al., "Low Power Operating Bipolar TMO ReRAM for Sub 10 nm Era," IEDM, pp. 444-447, Dec. 2010
25. Wanki Kim, et al., "Forming-Free Nitrogen-Doped AlO X RRAM with Sub-μA Programming Current," Symposium on VLSI Technology, pp. 22-23, June 2011.
26. Y.-B. Kim, et al., "Bi-layered RRAM with Unlimited Endurance and Extremely Uniform Switching," Symp. VLSI Circuits Dig. Tech. Papers," pp. 52-53, June 2011.
27. H. Lee, et al., "Evidence and solution of over-RESET problem for HfOx based resistive memory with sub-ns switching speed and high endurance," IEDM, pp. 19.7.1 - 19.7.4, Dec. 2010
28. S.-S. Sheu*, K.-H. Cheng, M.-F. Chang, et al., "Fast Access Speed RRAM for Embedded Applications," IEEE Design and Test of Computers, vol. 28. no. 1, pp. 64-71, Jan. 2011.
29. S.-S. Sheu, M.-F. Chang, et al., "A 4Mb embedded SLC Resistive-RAM macro with 7.2ns read-write random access time and 160ns MLC-access capability," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 200-201, Feb 2011.
30. M. Fliesler, D. Still, J. Hwang, "A 15ns 4Mb NVSRAM in 0.13u SONOS Technology," in Proc. Non-Volatile Semiconductor Memory Workshop (NVSMW), 2008, pp. 83-86.
31. N. Sakimura, T. Sugibayashi, R. Nebashi, and N. Kasai, "Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs,"IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2244-2250, Aug. 2009.
32. T. Miwa, et al., "NV-SRAM: A Nonvolatile SRAM with Backup Ferroelectric Capacitors," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 522-527, Mar. 2001.
33. M. Takata, et al., "Nonvolatile SRAM based on Phase Change,"Non-Volatile Semiconductor Memory Workshop (NVSMW), Feb. 2006, pp. 95-96.
34. S. Yamamoto, Y. Shuto, and S. Sugahara, "Nonvolatile SRAM (NV-SRAM) Using Functional MOSFET Merged with Resistive Switching Devices," in IEEE Custom Integrated Circuits Conference (CICC) Tech. Dig. Papers, Sep. 2009, pp. 531-534.
35. W. Wang, et al., "Nonvolatile SRAM Cell," in Int. Electron Devices Meeting (IEDM) Tech. Dig. Papers, Dec. 2006, pp. 27-30.
36. E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. 22, no. 5, pp.748-754, Oct. 1987.
37. A. Agarwal, B. C. Paul, S. Mukhopadhyay, and K. Roy, "Process variation in embedded memories:failure analysis and variation aware architecture," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp.1804-1814, Sep. 2005.
38. B. H. Calhoun and A. P. Chandrakasan, "Static noise margin variation for sub-threshold SRAM in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1673 - 1679, July 2006.
39. M.-F. Chang, S.-W. Chang, P.-W. Chou, and W.-C. Wu, "A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications," IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 520-529, Feb. 2011.
40. M. Yamaoka, et al. "Low-power embedded SRAM modules with expanded margins for writing," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 480-611, Feb. 2005.
41. K. Zhang, et al., "A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 146-151, Jan. 2006.
42. H. Pilo, et al., "An SRAM design in 65nm and 45nm technology nodes featuring read and write-assist circuits to expand operating voltage, " Symp. VLSI Circuits Dig. Tech. Papers, pp. 15-16, June 2006.
43. K. Nii, et al., "A 45-nm bulk CMOS embedded SRAM with improved immunity against process and temperature variations,"IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 180-191, Jan. 2008.
44. S. Ohbayashi, et al. "A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuits," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 820-829, April 2007.
45. K. Sohn, et al., "A 100nm double-stacked 500Mhz 72Mb separate-I/O synchronous SRAM with automatic cell-bias scheme and adaptive block redundancy," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 386-622, Feb. 2008.
46. O. Hirabayashi, et al., "A process-variation-tolerant dual-power-supply SRAM with 0.179μm2 cell in 40nm CMOS using level-programmable wordline driver," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 458-459, Feb. 2009.
47. A. Bhavnagarwala, et al., "A sub-600mV, fluctuation tolerant 65nm CMOS SRAM array with dynamic cell biasing," Symp. VLSI Circuits Dig. Tech. Papers, pp. 78-79, June 2007.
48. T. Suzuki, et al., "A stable 2-port SRAM cell design against simultaneously read/write-disturbed accesses," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2109-2119, Sept. 2008.
49. N. Verma and A. P. Chandrakasan, "A 65nm 8T subthreshold SRAM employing sense-amplifier redundancy", ISSCC Dig. Tech. Papers, pp. 328-606, Feb. 2007.
50. I. J. Chang, J.J. Kim, S.P. Park and K. Roy, "A 32kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, 2008, pp. 388-622.
51. Y. H. Chen, et al., "A 0.6V 45nm adaptive dual-rail SRAM compiler circuit design for lower VDD-min VLSIs, " Symp. VLSI Circuits Dig. Tech. Papers, pp. 210-211, June 2008.
52. M. Khellah, et al., "A 4.2GHz 0.3mm2 256Kb Dual-VCC SRAM building block in 65nm CMOS," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 2572 - 2581, Feb. 2006.
53. J. Davis, et al., "A 5.6GHz 64KB Dual-Read Data Cache for the POWER6TM Processor "in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 2564-2571, Feb. 2006.
54. J. Pille, et al., "Implementation of the CELL Broadband Engine in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 322-606, Feb. 2007.
55. M. Yamaoka, K. Osada, and K. Ishibashi, "0.4-V logic-library- friendly SRAM array using rectangular-diffusion cell and delta-boosted-array voltage scheme," IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 934-940, June 2004.
56. F.-S. Lai and C.-F. Lee, "On-chip voltage down converter to improve SRAM read/write margin and static power for sub-nano CMOS technology," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2061-2070, Sept. 2007.
57. N. Shibata, et al., "A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment - sure write operation by using step-down negatively overdriven bitline scheme," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 728-742, March 2006.
58. M. Khellah, et al., "Wordline & bitline pulsing schemes for improving SRAM cell stability in low-Vcc 65nm CMOS designs," Symp. VLSI Circuits Dig. Tech. Papers, pp. 9-10, June 2006.
59. K. Kushida, et al., "A 0.7V single-supply SRAM with 0.495umP2P cell in 65nm Technology utilizing self-write-back sense amplifier and cascaded bit line scheme," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1192-1198, April 2009.
60. K. Takeda, et al., "A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 113-121, Jan. 2006.
61. L. Chang, et al., "Stable SRAM Cell Design for the 32 nm Node and Beyond" Symp. VLSI Technology. Dig. Tech. Papers, pp. 128-129, June 2005.
62. F. Frustaci, P. Corsonello, S. Perri, G. Cocorullo, "Techniques for leakage energy reduction in deep submicrometer cache memories," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 14, Hno.H 11, pp. 1238 - 1249, Nov. 2006.
63. S. Ishikura, et al., Symp. VLSI Circuits Dig. Tech. Papers, pp. 254-255, June 2007.
64. R. Joshi, et al., "6.6+GHz low Vmin, read and half select disturb-free 1.2Mb SRAM," Symp. VLSI Circuits Dig. Tech. Papers, pp. 250-251, June 2007.
65. L. Chang, et al., "An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches," IEEE J. Solid-State Circuits, vol. 43, no.4, pp. 956-963, April, 2008.
66. T.-H. Kim, J. Liu, and C. H. Kim, "A voltage scalable 0.26V, 64 kb 8T SRAM with Vmin lowering techniques and deep sleep mode," IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1785-1795, 2009.
67. Z. Liu, and V. Kursun, "Characterization of a novel nine-transistor SRAM Cell," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 16, no. 4, pp. 488-492, April 2008.
68. S. A. Verkila, S. K. Bondada, and B. S. Amrutur, "A 100MHz to 1GHz, 0.35V to 1.5V Supply 256x64 SRAM Block using Symmetrized 9T SRAM cell with controlled read," in Proc. Conference on VLSI Design, pp. 560-565, Jan. 2008.
69. B. H. Calhoun and A. P. Chandrakasan,"A 256kb Sub-threshold SRAM in 65nm CMOS," ISSCC Dig. Tech. Papers, pp. 2592-2601, Feb. 2006.
70. H. Noguchi, et al., "A 10T non-precharge two-port SRAM for 74% power reduction in video processing," in IEEE Computer Society Annual Symp. VLSI Circuits (ISVLSI) Dig. Tech. Papers, pp. 107-112, March 2007.
71. T.-H. Kim, J. Liu, J. Keane and C. H. Kim, "A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 330-606, Feb. 2007.
72. J. P. Kulkarni, K. Kim, and K. Roy, "A 160mV robust schmitt trigger based subthreshold SRAM," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2303-2313, Oct. 2007.
73. J. Chen, L. T. Clark, and T.-H. Chen, "An ultra-low-power memory with a subthreshold power supply voltage," IEEE J. Solid-State Circuits, vol. 41 no. 10, pp.2344-2353, Oct. 2006.
74. A. Kawasumi, et al., "A single-power-supply 0.7V 1GHz 45nm SRAM with an asymmetrical unit-β-ratio memory Cell," ISSCC Dig. Tech. Papers, pp. 382-622, Feb. 2008.
75. B. Zhai, D. Blaauw, D. Sylvester, and S. Hanson, "A sub-200mV 6T SRAM in 0.13um CMOS," in IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 332-606, Feb. 2007.
76. L.-F. Chen, "A 7T SRAM Circuit Design for Low Voltage Applications," M.S. thesis, Institute of Electronics Engineering, National Tsing Hua Univ., Hsinchu, Taiwan, May 2011.