A single-power-supply 0.7V 1GHz 45nm SRAM with an asymmetrical unit-β-ratio memory cell

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 51, Issue , 2008, Pages 382-622

  Kawasumi, A ^a   Yabe, T ^a   Takeyarma, Y ^a   Hirabayashi, O ^a   Kushida, K ^a   Tohata, A ^a   Sasaki, T ^a   Katayama, A ^a   Fukano, G ^a   Fujimura, Y ^a   Otsuka, N ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CELLS; CYTOLOGY; SEMICONDUCTOR STORAGE; STATIC RANDOM ACCESS STORAGE;

ASYMMETRICAL CELLS; BETA RATIO; BIT LINES; BULK CMOS; FINE GRAINED; MEMORY CELL; POWER SUPPLY; SYMMETRICAL CELLS;

MEMORY ARCHITECTURE;

EID: 49549116677     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2008.4523217     Document Type: Conference Paper

References (8)

1. 2256kb Dual-Vcc SRAM Building Block in 65nm CMOS," ISSCC Dig. Tech. Papers, pp. 624-625, Feb. 2006.
2. T. Suzuki, H. Yamauchi, Y. Yamagami et al., "A Stable SRAM Cell Design Against Simultaneously R/W Disturbed Accesses," Dig. Symp. VLSI Circuits, pp. 14-15, Jun. 2006.
3. S. Ohbayashi, M. Yabuuchi, K. Nii et al., "A 65nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits," Dig. Symp. VLSI Circuits, pp. 20-21, Jun. 2006.
4. J. Davis, D. Plass, P. Bunce et al., "A 5.6GHz 64kB Dual-Read Data Cache for the POWER6™ Processor," ISSCC Dig. Tech. Papers, pp. 622-623, Feb. 2006.
5. L. Chang, Y Nakamura, R. Montoye et al., "A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS,"Dig. Symp. VLSI Circuits, pp. 252-253, Jun. 2007.
6. J. Pille, C. Adams, T. Christensen et al., "Implementation of the CELL Broadband Engine™ in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V," ISSCC Dig. Tech. Papers, pp. 322-323, Feb. 2007.
7. R. Joshi, R. Houle, K. Batson et al., "6.6+ GHz Low Vmin, read and half select disturb-free 1.2Mb SRAM," Dig. Symp. VLSI Circuits, pp. 250-251, Jun. 2007.
8. M. Khellah, D. Khalil, D. Somasekhar et al., "Effect of Power Supply Noise on SRAM Dynamic Stability," Dig. Symp. VLSI Circuits, pp. 76-77, Jun. 2007.