A 32-bit powerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 11, 2002, Pages 1441-1447

  Nowka, Kevin J ^a   Carpenter, Gary D ^a   MacDonald, Eric W ^b   Ngo, Hung C ^a   Brock, Bishop C ^a   Ishii, Koji I ^a   Nguyen, Tuyet Y ^a   Burns, Jeffrey L ^a  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

^b IBM MICROELECTRONICS   (United States)

Author keywords

Dynamic frequency scaling; Dynamic voltage scaling; Low power microprocessors; Phase locked loops

Indexed keywords

CRYPTOGRAPHY; ENERGY UTILIZATION; FREQUENCIES; INTEGRATED CIRCUIT LAYOUT; PHASE LOCKED LOOPS; SPEECH RECOGNITION; THRESHOLD VOLTAGE;

DYNAMIC FREQUENCY SCALING; DYNAMIC VOLTAGE SCALING; LOW POWER MICROPROCESSORS; SYSTEM ON A CHIP;

MICROPROCESSOR CHIPS;

EID: 0036858657     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.803941     Document Type: Article

References (13)

1. IBM Corp. (1999) Coreconnect Bus Architecture, Hopewell Junction, NY. [Online]. Available: http://www.chips.ibm.com/techlib/techlib.nsf/productfamilie s/CoreConnect_Bus_Architecture
2. IBM Corp. (2000) PowerPC Embedded Cores, Hopewell Junction, NY. [Online]. Available: http://www.chips.ibm.com/techlib/techlib.nsf/products/PowerPC_405_Embedded_Cores
3. E. Vittoz, "Low-power design: Ways to approach the limits," in Proc. IEEE Int. Solid State Circuits Conf. Dig. Tech. Papers, 1994, pp. 14-18.
4. M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," in Proc. IEEE Symp. on Low Power Electronics Dig. Tech. Papers, 1994, pp. 8-11.
5. R. Gonzalez, B. Gordon, and M. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid State Circuits, vol. 32, pp. 1210-1216, Aug. 2000.
6. T. Burd and R. Brodersen, "Energy efficient CMOS microprocessor design," in Proc. 28th Hawaii Int. Conf. System Sciences, vol. 1, 1995, pp. 288-297, 466.
7. K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, "A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS," in Proc. IEEE Conf. Custom Integrated Circuits Conf., 1997, pp. 587-590.
8. T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama, "Variable supply-voltage scheme for low-power high-speed CMOS digital design," IEEE J. Solid State Circuits, vol. 33, pp. 454-462, Mar. 1998.
9. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A dynamic voltage scaled microprocessor system," in IEEE Int. Solid State Circuits Conf. Dig. Tech. Papers, vol. 466, 2000, pp. 294-295.
10. D. Boerstler, G. Carpenter, H. Ngo, and K. Nowka, "Dynamically scalable low voltage clock generation system," U.S. Patent pending.
11. D. Boerstler, "Multiphase voltage controlled oscillator with variable gain and range," U.S. Patent 635 336, Mar. 5, 2002.
12. A. Correale, "Overview of the power minimization techniques employed in the IBM powerPC 4xx embedded controllers," in Proc. IEEE Symp. Low Power Electronics Dig. Tech. Papers, 1995, pp. 75-80.
13. T. M. Kemp, R. K. Montoye, J. D. Harper, J. D. Palmer, and D. J. Auerbach, "A decompression core for powerPC," IBM J. Res. Develop., vol. 42, no. 6, pp. 807-812, Nov. 1998.