-
1
-
-
49549106700
-
A 45nm 3.5G baseband-and-multimedia application processor using adaptive body-bias and ultra-low-power techniques
-
Feb.
-
G. Gammie, A. Wang, M. Chau, et al., "A 45nm 3.5G Baseband-and-Multimedia Application Processor using Adaptive Body-Bias and Ultra-low-Power Techniques, " ISSCC Dig. Tech. Papers, pp. 258-259, Feb. 2008.
-
(2008)
ISSCC Dig. Tech. Papers
, pp. 258-259
-
-
Gammie, G.1
Wang, A.2
Chau, M.3
-
2
-
-
49549102056
-
Migration of cell broadband engine™ from 65nm SOI to 45nm SOI
-
Feb.
-
O. Takahashi, C. Adams, D. Ault, et al., "Migration of Cell Broadband Engine™ from 65nm SOI to 45nm SOI, " ISSCC Dig. Tech. Papers, pp. 86-87, Feb. 2008.
-
(2008)
ISSCC Dig. Tech. Papers
, pp. 86-87
-
-
Takahashi, O.1
Adams, C.2
Ault, D.3
-
3
-
-
0024754187
-
Matching properties of MOS transistors
-
Oct.
-
M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, "Matching Properties of MOS Transistors, " IEEE J. Solid-State Circuits, vol.24, pp. 1433-1439, Oct. 1989.
-
(1989)
IEEE J. Solid-State Circuits
, vol.24
, pp. 1433-1439
-
-
Pelgrom, M.J.M.1
Duinmaijer, A.C.J.2
Welbers, A.P.G.3
-
4
-
-
51949088226
-
A 0.6V 45nm adaptive dual-rail SRAM compiler circuit design for lower VDD-min VLSIs
-
Jun.
-
Y-H. Chen, W-M. Chan, S-Y. Chou, et al., "A 0.6V 45nm Adaptive Dual-rail SRAM Compiler Circuit Design for Lower VDD-min VLSIs, " IEEE Symp. VLSI Circuits, pp. 210-211, Jun. 2008.
-
(2008)
IEEE Symp. VLSI Circuits
, pp. 210-211
-
-
Chen, Y.-H.1
Chan, W.-M.2
Chou, S.-Y.3
-
5
-
-
51949119232
-
PVT-variations and supply-noise tolerant 45nm dense cache arrays with Diffusion-Notch-Free (DNF) 6T SRAM cells and dynamic multi-Vcc circuits
-
Jun.
-
M. Khellah, N.S. Kim, Y. Ye, et al., "PVT-Variations and Supply-Noise Tolerant 45nm Dense Cache Arrays with Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi- Vcc Circuits, " Dig. Symp. IEEE Symp. VLSI Circuits, pp. 48-49, Jun. 2008.
-
(2008)
Dig. Symp. IEEE Symp. VLSI Circuits
, pp. 48-49
-
-
Khellah, M.1
Kim, N.S.2
Ye, Y.3
-
6
-
-
31344451652
-
A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply
-
Jan.
-
K. Zhang, U. Bhattacharya, Z. Chen, et al., "A 3-GHz 70-Mb SRAM in 65-nm CMOS Technology with Integrated Column-Based Dynamic Power Supply, " IEEE J. Solid-State Circuits, vol.41, pp. 146-151, Jan. 2006.
-
(2006)
IEEE J. Solid-State Circuits
, vol.41
, pp. 146-151
-
-
Zhang, K.1
Bhattacharya, U.2
Chen, Z.3
-
7
-
-
34548819877
-
A 45nm low-standby-power embedded SRAM with improved immunity against process and temperature variations
-
Feb.
-
M. Yabuuchi, K. Nii, Y. Tsukamoto, et al., "A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations, " ISSCC Dig. Tech. Papers, pp. 326-327, Feb. 2007
-
(2007)
ISSCC Dig. Tech. Papers
, pp. 326-327
-
-
Yabuuchi, M.1
Nii, K.2
Tsukamoto, Y.3
|