Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2011, Pages 197-203

  Chang, Meng Fan ^a   Chiu, Pi Feng ^b   Sheu, Shyh Shyuan ^b  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BATTERY LIFE TIME; CIRCUIT DESIGNS; COMPLEX OPERATIONS; DYNAMIC POWER CONSUMPTION; EMBEDDED MEMORIES; FUNCTIONAL FAILURE; IC CHIPS; LOW POWER; LOW SUPPLY VOLTAGES; LOW VOLTAGE CIRCUITS; LOW-YIELD; MEMORY INTERFACE; MOBILE SYSTEMS; VOLTAGE STRESS;

COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT MANUFACTURE; MICROPROCESSOR CHIPS; STATIC RANDOM ACCESS STORAGE; THREE DIMENSIONAL;

MEMORY ARCHITECTURE;

EID: 79952915828     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2011.5722184     Document Type: Conference Paper

References (45)

1. M.-F. Chang and S.-J. Shen, "A process variation tolerant embedded split-gate Flash memory using pre-stable current sensing scheme," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp.987-994, March 2009.
2. R. Sasagawa, I. Fukushi, M. Hamaminato, and S. Kawashima, "High speed cascode sensing scheme for 1.0 V contact-programming Mask ROM," Symposium on VLSI Circuits Dig. Tech. Papers, pp. 95-96, 1999.
3. M.-F. Chang, L.-Y. Chiou, and K.-A. Wen, "A full code-pattern coverage high-speed embedded ROM using dynamic virtual guardian technique," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 496-506, Feb. 2006.
4. M.-F. Chang, and S.-M. Yang, "Analysis and reduction of supply noise fluctuations induced by embedded ROM," IEEE Tran. on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 6, pp. 758-769, June 2009.
5. M. Seok, S. Hanson, J.-S. Seo, D. Sylvester, and D. Blaauw, "Robust ultralow voltage ROM design," IEEE CICC Dig. Tech. Papers, pp. 423-426, Sep. 2008.
6. M.-F. Chang, et al., "A 0.29V embedded NAND-ROM in 90nm CMOS for ultra-low-voltage applications," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 266-267, Feb 2010.
7. T. D. Burd, et al.,"A dynamic voltage scaled microprocessor system," IEEE J. of Solid-State Circuits, no. 11, pp.1571-1580, Nov 2000.
8. K. J. Nowka, et al., "A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
9. "Ultra-low-voltage circuit design forum," IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2009.
10. B. Zhai, D. Blaauw, D. Sylvester, S. Hanson, "A sub-200mV 6T SRAM in 0.13μm CMOS,," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 332-333, Feb. 2007.
11. B. H. Calhoun and A. P. Chandrakasan, "A 256kb subthreshold SRAM in 65nm CMOS," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 2592-2601, Feb. 2006.
12. M.-F. Chang, L.-Y. Chiou, and K.-A. Wen, "Crosstalk-insensitive via-programming ROMs using content-aware design framework," IEEE Transactions on Circuits and Systems II, vol. 53, issue 6, pp. 443-447, June 2006.
13. H.-R. Oh, et al., "Enhanced Write Performance of a 64-Mb Phase-Change Random Access Memory," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp.122-126, January 2006.
14. K.-J. Lee, et al., "A 90 nm 1.8 V 512 Mb Diode-Switch PRAM with 266 MB/s Read Throughput," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp.150-162, January 2008.
15. S. Hanzawa, et al., "A 512kB embedded Phase Change Memory with 416kB/s write through at 100uA cell write current," ISSCC, pp. 474-475, Feb. 2007.
16. G. D. Sandre, et al., "A 90nm 4Mb embedded Phase-Change memory with 1.2V 12ns read access time and 1MB/s write throughput", ISSCC Dig. Tech. Papers, pp. 268-269, Feb. 2010.
17. Y. N. Hwang, et al., "MLC PRAM with SLC write-speed and robust read scheme," Symp. VLSI Tech. Dig. Tech. Papers, pp. 201-202, June 2010.
18. T. Kawahara, et al.,"2 Mb SPRAM (Spin-Transfer Torque RAM) with Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read "IEEE J. Solid-State Circuits, vol. 43, no. 1, pp.109-120, January 2008.
19. R. Takemura et al.,"A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and '1'/'0' Dual-Array Equalized Reference Scheme," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 869-879, April 2010.
20. K. Tsuchida, et al., "A 64Mb MRAM with Clamped-Reference and Adequate-Reference Schemes, "IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 258-259, Feb. 2010.
21. M. Durlam, et al., "A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 769-773, May 2007.
22. S. Dietrich et al., "A Nonvolatile 2-Mbit CBRAM Memory Core Featuring Advanced Read and Program Control," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 839-845, April 2007.
23. P. Schrogmeier, et al. "Time discrete voltage sensing and iterative programming control for a 4F2 multilevel CBRAM," Symp. VLSI Circuits Dig. Tech. Papers, June 2007.
24. I. G. Baek, et al., "Highly scalable non-volatile resistive memory using sinple binary oxide driven by asymmetric unipolar voltage pulses," IEDM Dig. Tech. Paper, pp. 587, Dec. 2004.
25. A. Chen, et al., "Non-volatile resistive switching for advanced memory applications," IEDM Dig. Tech. Papers, p.746, Dec. 2005.
26. D. Lee, et al., "Excellent uniformity and reproducible resistance switching characteristics of doped binary metal oxides for non-volatile resistance memory applications," IEDM Dig. Tech. Papers, pp. 797, Dec. 2006.
27. H.-Y. Lee, et al., "Low Power and High Speed Bipolar Switching with A Thin Reactive Ti Buffer Layer in Robust HfO2 Base RRAM", IEDM Dig. Tech. Paper, pp. 297-300, Dec. 2008.
28. S.-S. Sheu, et al.,"A 5ns Fast Write Multi-Level Non-Volatile 1 K bits RRAM Memory with Advance Write Scheme," IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 82-83, June, 2009.
29. E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. 22, no. 5, pp.748-754, Oct. 1987.
30. A. Agarwal, B. C. Paul, S. Mukhopadhyay, and K. Roy, "Process variation in embedded memories:failure analysis and variation aware architecture," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp.1804-1814, Sep. 2005.
31. B.H. Calhoun and A. P. Chandrakasan, "Static noise margin variation for sub-threshold SRAM in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1673-1679, July 2006.
32. H. Shiga et al., "A 1.6 GB/s DDR2 128 Mb chain FeRAM with scalable octal bitline and sensing schemes," IEEE J. Solid-State Circuits, vol. 45, no. 1, pp. 142-152, Jan. 2010.
33. M. Koyanagi, et al., "Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections" IEEE Transactions on Electron Devices, Issue 11, pp. 2799-2808 Nov. 2006.
34. K. W. Lee, et al., "Three-dimensional shared memory fabricated using wafer stacking technology" International Electron Device Meeting (IEDM), pp. 165-168, 2000.
35. Y. F. Tsai, et al., "Design Space Exploration for 3-D Cache," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Issue 4, pp. 444, 2008.
36. M. Crowley, et al., "512Mb PROM with 8 layers of antifuse/diode cells" IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 284-493, vol. 1, Feb 2003.
37. S.-M. Jung, et al., "Highly area efficient and cost effective double stacked S^3 (stacked single-crystal Si) peripheral CMOS SSTFT and SRAM cell technology for 512M bit density SRAM," International Electron Device Meeting (IEDM), pp. 265-268, 2004.
38. J. Joyner and J. Meindl, et al., "Opportunities for reduced power dissipation using three-dimensional integration," IEEE International Interconnect Technology Conference (ITC), pp. 148-150, 2002.
39. K. T. Park, et al., "A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure," IEEE International Solid-State Circuits Conference (ISSCC) Dig. Tech. Papers, pp. 510-632, Feb. 2008.
40. M. Fliesler et al., "A 15ns 4Mb NVSRAM in 0.13u SONOS Technology," Non-Volatile Semiconductor Memory Workshop (NVSMW), pp. 83-86, May 2008.
41. N. Sakimura et al., "Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs," IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2244-2250, Aug. 2009.
42. T. Miwa, et al., "NV-SRAM: a nonvolatile SRAM with backup ferroelectric capacitors" IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 522-527, Mar. 2001.
43. M. Takata, et al., "Nonvolatile SRAM based on Phase Change," Non-Volatile Semiconductor Memory Workshop (NVSMW), pp. 95-96, Feb. 2006.
44. W. Wang et al., "Nonvolatile SRAM Cell," International Electron Device Meeting (IEDM), pp. 1-4, 2006.
45. P. F. Chiu, M.-F. Chang, et al., "A Low Store Energy, Low VDDmin, Nonvolatile 8T2R SRAM with 3D Stacked RRAM Devices for Low Power Mobile Applications," Symposium on VLSI Circuits Dig. Tech. Papers, pp. 229-230, June 2010.