Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 7, 2005, Pages 1030-1041

  Yan, Le ^a   Luo, Jiong ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b SYNOPSYS INC   (United States)

Author keywords

Distributed system; Embedded system; Low power; Power consumption; Power management; Real time computing

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; OPTIMAL CONTROL SYSTEMS; OPTIMIZATION; REAL TIME SYSTEMS;

DISTRIBUTED SYSTEMS; LOW POWER; POWER MANAGEMENT; REAL-TIME COMPUTING;

ELECTRIC POTENTIAL;

EID: 22544455956     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.850895     Document Type: Article

References (38)

1. D. Duarte, N. Vijaykrishnan, M. J. Irwin, H.-S. Kim, and G. McFarland, "Impact of scaling on the effectiveness of dynamic power reduction schemes," in Proc. Int. Conf. Computer Design, Sep. 2002, pp. 382-387.
2. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. Symp. Foundations Computer Science, Oct. 1995, pp. 374-382.
3. A. Manzak and C. Chakrabarti, "Variable voltage task scheduling algorithms for minimizing energy," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 2001, pp. 279-282.
4. F. Gruian and K. Kuchcinski, "LEneS: task scheduling for low-energy systems using variable supply voltage processors," in Proc. Conf. Asian South Pacific Design Automation, Jan. 2001, pp. 449-455.
5. N. K. Jha, "Low power system scheduling and synthesis," in Proc. Int. Conf. Computer-Aided Design, Nov. 2001, pp. 259-263.
6. J. Luo and N. K. Jha, "Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 2000, pp. 357-364.
7. M. T. Schmitz and B. M. Al-Hashimi, "Considering power variations of DVS processing elements for energy minimization in distributed systems," in Proc. Int. Symp. System Synthesis, Oct. 2001, pp. 250-255.
8. I. Hong, M. Potkonjak, and M. B. Srivastava, "On-line scheduling of hard real-time tasks on variable voltage processor," in Proc. Int. Conf. Computer-Aided Design, Nov. 1998, pp. 653-656.
9. J. Luo and N. K. Jha, "Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems," in Proc. Int. Conf. VLSI Design, Jan. 2003, pp. 369-375.
10. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. Design Automation Conf., Jun. 1999, pp. 134-139.
11. Intel XScale. [Online]. Available: http://www.intel.com
12. Transmeta Crusoe. [Online]. Available: http://www.tranmeta.com
13. AMD PowerNow!. [Online]. Available: http://www.amd.com
14. D. Duarte, Y. Tsai, N. Vijaykrishnan, and M. J. Irwin, "Evaluating run-time techniques for leakage power reduction," in Proc. Int. Conf. VLSI Design, Jan. 2002, pp. 31-38.
15. A. Abdollahi, F. Fallah, and M. Pedram, "Runtime mechanisms for leakage current reduction in CMOS VLSI circuits," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 2002, pp. 475-478.
16. M. Johnson, D. Somasekhar, and K. Roy, "Models and algorithms for bounds on leakage in CMOS circuits," IEEE Trans. Computer-Aided Design, vol. 18, no. 6, pp. 714-725, Jun. 1999.
17. S. Bobba and I. N. Hajj, "Maximum leakage power estimation for CMOS circuits," in Proc. IEEE Alessandro Volta Memorial Workshop Low-Power Design, Mar. 1999, pp. 116-124.
18. J. P. Halter and F. N. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," in Proc. Custom Integrated Circuits Conf., May 1997, pp. 475-478.
19. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.
20. A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits. New York: Wiley, 2000.
21. A. Keshavarzi, S. Ma, S. Narendra, B. Bloechel, K. Mistry, T. Ghani, S. Borkari, and V. De, "Effectiveness of reverse body bias for leakage control in scaled dual-Vt CMOS ICs," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 2001, pp. 207-212.
22. 22-D discrete cosine transform core processor with variable-threshold-voltage (VT) scheme," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1770-1779, Nov. 1996.
23. TH scaling scheme for active leakage power reduction," in Proc. Design, Automation and Test in Europe Conf., Mar. 2002, pp. 163-167.
24. TH-hopping scheme for 82% power saving in low-voltage processors," in Proc. Custom Integrated Circuits Conf., May 2001, pp. 93-96.
25. V. Kaenel, M. Pardoen, E. Dijkstra, and E. Vittoz, "Automatic adjustment of threshold and supply voltages for minimum power consumption in CMOS digital circuits," in Proc. Int. Symp. Low Power Electronics, Aug. 1994, pp. 78-79.
26. M. Miyazaki, J. Kao, and A. Chandrakasan, "A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture," in Proc. Int. Conf. Solid-State Circuits, Feb. 2002, pp. 58-59.
27. S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 721-725.
28. T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990.
29. E. L. Lawler and C. U. Martel, "Scheduling periodically occuring tasks on multiple processors," Inf. Process. Lett., vol. 7, pp. 9-12, Feb. 1981.
30. A. Chatterjee, M. Nandakumar, and I. Chen, "An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1996, pp. 145-150.
31. A. Stratakos, "High-efficiency low-voltage DC-DC conversion for portable applications," Ph.D. dissertation, Dept. Elect. Eng. Comp. Sci., Univ. California, Berkeley, 1998.
32. R. P. Dick and N. K. Jha, "CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1998, pp. 62-68.
33. E3S: The Embedded System Synthesis Benchmark Suite. [Online]. Available: http://www.ee.princeton.edu/~cad/projects.html
34. EEMBC. [Online], Available: http://www.eembc.com
35. C. M. Woodside and G. G. Monforton, "Fast allocation of processes in distributed and parallel systems," IEEE Trans. Parallel Distrib. Syst., vol. 4, no. 2, pp. 164-174, Feb. 1993.
36. R. P. Dick, D. L. Rhodes, and W. Wolf, "TGFF: Task graphs for free," in Proc. Int. Workshop Hardware/Software Codesign, Mar. 1998, pp. 97-101.
37. Y. Kwok and I. Ahmad, "Dynamic critical-path scheduling: An effective technique for allocating task graphs to multiprocessors," IEEE Trans. Parallel Distrib. Syst., vol. 7, no. 5, pp. 506-521, May 1996.
38. T. Burd and R. Brodersen, "Design issues for dynamic voltage scaling," in Proc. Int. Symp. Low Power Electronics and Design, Jul. 2000, pp. 9-14.