A Large σVTH/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 4, 2011, Pages 815-827

  Wu, Jui Jen ^a   Chen, Yen Huei ^a   Chang, Meng Fan ^a   Chou, Po Wei ^a   Chen, Chien Yuan ^a   Liao, Hung Jen ^b   Chen, Ming Bin ^a   Chu, Yuan Hua ^c   Wu, Wen Chin ^c   Yamauchi, Hiroyuki ^d  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

^c INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

^d FUKUOKA INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

Low supply voltage; read disturb; SRAM; static noise margin; write margin

Indexed keywords

LOW SUPPLY VOLTAGES; READ DISTURB; SRAM; STATIC NOISE MARGIN; WRITE MARGIN;

VLSI CIRCUITS;

EID: 79953214888     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2109440     Document Type: Article

References (33)

1. K. J. Nowka, G. D. Cappenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns, "A 32-bit PowerPC system-on-chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002. (Pubitemid 35432164)
2. M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S. Shimada, K. Yanagisawa, and T. Kawahara, "Low-power embedded SRAM modules with expanded margins for writing," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 480-611.
3. K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepalli, Y.Wang, B. Zheng, and M. Bohr, "A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 146-151, Jan. 2006. (Pubitemid 43145972)
4. H. Pilo, J. Barwin, G. Braceras, C. Browning, S. Burns, J. Gabric, S. Lamphier, M. Miller, A. Roberts, and F. Towler, "An SRAM design in 65 nm and 45 nm technology nodes featuring read and write-assist circuits to expand operating voltage," in Symp. VLSI Circuits Dig. Tech. Papers, 2006, pp. 15-16. (Pubitemid 351306250)
5. K. Nii, M. Yabuuchi, Y. Tsukamoto, S. Ohbayashi, S. Imaoka, H. Makino, Y. Yamagami, S. Ishikura, T. Terano, T. Oashi, K. Hashimoto, A. Sebe, G. Okazaki, K. Satomi, H. Akamatsu, and H. Shinohara, "A 45-nm bulk CMOS embedded SRAM with improved immunity against process and temperature variations," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 180-191, Jan. 2008.
6. K. Kushida, A. Suzuki, G. Fukano, A. Kawasumi, O. Hirabayashi, Y. Takeyama, T. Sasaki, A. Katayama, Y. Fujimura, and T. Yabe, "A 0.7 V single-supply SRAM with 0.495 μm2 cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1192-1198, Apr. 2009.
7. D. P.Wang, H. J. Liao, H. Yamauchi, Y. H. Chen, Y. L. Lin, S. H. Lin, D. C. Liu, H. C. Chang, and W. Hwnag, "A 45 nm dual-port SRAM with write and read capability enhancement at low voltage," in Proc. IEEE Int. SOC Conf., 2007, pp. 211-214.
8. F. S. Lai and C. F. Lee, "On chip voltage down converter to improve SRAM read/write margin and static power for sub-nano CMOS technology," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2061-2070, Sep. 2007.
9. Y. H. Chen, G. Chan, S. Y. Chou, H. Y. Pan, J. J.Wu, R. Lee, H. J. Liao, and H. Yamauchi, "A 0.6 V dual-rail compiler SRAM design on 45 nm CMOS technology with adaptive SRAM power for lower VDD min VLSIs," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1209-1215, Apr. 2009.
10. T. Suzuki, H. Yamauchi, Y. Yamagami, K. Satomi, and H. Akamatsu, "A stable 2-port SRAM cell design against simultaneously read/writedisturbed accesses," IEEE J. Solid-State Circuits, vol. 43, no. 9, pp. 2109-2119, Sep. 2008.
11. L. Chang, R. K. Montoye, Y. Nakamura, K. A. Batson, R. J. Eickemeyer, R. H. Dennard, W. Haensch, and D. Jamsek, "An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 956-963, Apr. 2008.
12. Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto, "An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment," in Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 256-257. (Pubitemid 351306645)
13. A. Agarwal, S. Hsu, S. Mathew, M. Anders, H. Kaul, F. Shrikh, and R. Krishamurthy, "A 32 nm 8.3 GHz 64-entry x32b variation tolerant near-threshold voltage register file," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 105-106.
14. T. H. Kim, J. Liu, and C. H. Kim, "A voltage scalable 0.26 V, 64 Kb 8T SRAM with Vmin lowering techniques and deep sleep mode," IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1785-1795, Jun. 2009.
15. S. Ishikura, M. Kurumada, T. Terano, Y. Yamagami, N. Kotani, K. satomi, K. Nii, M. Yabuuchi, Y. Tsukamoto, S. Ohbaysshi, T. Oashi, H. Makino, H. Shinohara, and H. Akamasu, "A 45 nm 2port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R/W access issues," in Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 254-255. (Pubitemid 351306644)
16. M. F. Chang, J. J.Wu, K. T. Chen, Y. C. Chen, R. Lee, H. J. Liao, and H. Yamauchi, "A differential data aware power-supplied (D2AP) 8T SRAM cell with expanded write/read stabilities for lower VDDmin applications," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1234-1245, Jun. 2010.
17. I. J. Chang, J. J. Kim, S. P. Park, and K. Roy, "A 32 kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 650-658, Feb. 2009.
18. N. Verma and A. P. Chandrakasan, "A 65 nm 8T sub-Vt SRAM employing sense-amplifier redundancy," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 328-606.
19. M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Ohbayashi, Y. Nakase, and H. Shinohara, "A 45 nm 0.6 V cross-point 8T SRAM with negative biased read/write assist," in Symp. VLSI Circuits Dig. Tech. Papers, 2009, pp. 158-159.
20. Z. Liu and V. Kursun, "Characterization of a novel nine-transistor SRAM cell," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 4, pp. 488-492, Apr. 2008. (Pubitemid 351467531)
21. N. Shibata, H. Kiya, S. Kurita, H. Okamoto, M. Tan'no, and T. Douseki, "A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment-Sure write operation by using step-down negatively overdriven bitline scheme," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 728-742, Mar. 2006.
22. A. Bansal, R. N. Singh, R. N. Kanj, S. Mukhopadhyay, J. F. Lee, E. Acar, A. Singhee, K. Kim, C. T. Chuang, S. Nassif, F. L. Heng, and K. K. Das, "Yield estimation of SRAM circuits using "virtual SRAM fab"," in IEEE/ACM Int. Conf. CAD Tech. Papers, 2009, pp. 631-636.
23. TH tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 103-104.
24. A. Agarwal, B. C. Paul, S. Mukhopadhyay, and K. Roy, "Process variation in embedded memories: Failure analysis and variation aware architecture," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1803-1814, Sep. 2005.
25. H. Saito, "Multi-port SRAM," Japan Patent 3,298,123, Jul. 1993.
26. J. J. Wu, Y. H. Chen, S. Y. Chou, and H. J. Liao, "8T Low Leakage SRAM Cell," US Patent application US 2010/0124099, Filed: Nov. 19, 2008.
27. S. Y.Wu, J. J. Liaw, C. Y. Lin, M. C. Chiang, C. K. Yang, J. Y. Cheng, M. H. Tsai, M. Y. Liu, P. H. Wu, C. H. Chang, L. C. Hu, C. I. Lin, H. F. Chen, S. Y. Chang, S. H. Wang, P. Y. Tong, Y. L. Hsieh, K. H. Pan, C. H. Hsieh, C. H. Chen, C. H. Yao, C. C. Chen, T. L. Lee, C. W. Chang, H. J. Lin, S. C. Chen, J. H. Shieh, M. H. Tsai, S. M. Jang, K. S. Chen, Y. Ku, Y. C. See, and W. J. Lo, "A highly manufacturable 28 nm CMOS low power platform technology with fully functional 64 Mb SRAM using dual/tripe gate oxide process," in Symp. VLSI Tech. Dig. Tech. Papers, 2009, pp. 210-211.
28. H. Yamauchi, "SRAM Tutorial," presented at the IEEE ISSCC, San Francisco, CA, 2009.
29. M. F. Chang, S. M. Yang, and K. T. Chen, "Wide embedded asynchronous SRAM with dual-mode self-timed technique for dynamic voltage systems," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 56, no. 8, pp. 1657-1667, Aug. 2009.
30. H. Nambu, K. Kanetani, K. Yamasaki, K. Higeta, M. Usami, Y. Fujimura, K. Ando, T. Kusunoki, K. Yamaguchi, and N. Homma, "A 1.8-ns access, 550 MHz, 4.5 Mb CMOS SRAM," IEEE J. Solid-State Circuits, vol. 33, no. 11, pp. 1650-1658, Nov. 1998.
31. K. Ando, K. Higeta, Y. Fujimura, K. Mori, M. Nakayama, H. Nambu, K. Miyamoto, and K. Yamaguchi, "A 0.9-ns-access, 700 MHz SRAM macro using a configurable organization technique with an automatic timing adjuster," in Symp. VLSI Circuits Dig. Tech. Papers, 1998, pp. 182-183.
32. B. S. Amrutur and M. A. Horowitz, "A replica technique for word line and sense control in low-power SRAM's," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1208-1219, Aug. 1998. (Pubitemid 128602052)
33. K. Osada, J. L. Shin, M. Khan, Y. Liou, K.Wang, K. Shoji, K. Kuroda, S. Ikeda, and K. Ishibashi, "Universal-Vdd 0.65 V-2.0 V 32-kB cache using a voltage-adapted timing-generation scheme and a lithographically symmetrical cell," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1738-1744, Nov. 2001. (Pubitemid 33105940)