Design investigation of nanoelectronic circuits using crossbar-based nanoarchitectures

Microelectronics Journal

Volumn 44, Issue 3, 2013, Pages 190-200

  Gholipour, Morteza ^a   Masoumi, Nasser ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; CMOS INTEGRATED CIRCUITS; DELAY CIRCUITS; ELECTRIC NETWORK ANALYSIS; EQUIVALENT CIRCUITS; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT MANUFACTURE; LOGIC CIRCUITS; LOGIC DESIGN; SPICE; TIMING CIRCUITS;

CIRCUIT IMPLEMENTATION; CROSSBAR ARCHITECTURE; EQUIVALENT CIRCUIT MODEL; LOGIC CIRCUIT DESIGN; NANOELECTRONIC CIRCUITS; NANOSCALE ARCHITECTURES; NANOWIRE CROSSBARS; TECHNOLOGY PARAMETERS;

COMPUTER CIRCUITS;

EID: 84893644988     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2013.01.006     Document Type: Article

References (66)

1. Y.M. Chee, CH. Ling, Limit on the addressability of fault-tolerant nanowire decoder, IEEE Trans. Comput. 58 (1) (2009) 60-68.
2. International technology roadmap for semiconductors. Available online at 〈http://www.itrs.net〉.
3. M. Haykel BenJamaa, Regular Nanofabrics in Emerging Technologies, Lecture Notes in Electrical Engineering, Springer, vol. 82.
4. S.A. Wolf, D.D. Awschalom, R.A. Buhrman, J.M. Daughton, S. von Molmr, M.L. Roukes, A.Y. Chtchelkanova, D.M. Treger, Spintronics: a spin-based electronics vision for the future, Science 294 (5546) (2001) 1488-1495.
5. G'eza Toth, S. Lent, Quantum computing with quantum-dot cellular automata, Phys. Rev. A: At. Mol. Opt. Phys 63 (5) (2001) 052315.
6. H. Cho, E. Swartzlander, Adder and multiplier design in quantum-dot cellular automata, IEEE Trans. Comput. 58 (6) (2009) 721-727.
7. H. Devoret, J. Schoelkopf, Amplifying quantum signals with the single-electron transistor, Nature 406 (2000) 1039-1046.
8. Kyu-Sul Park, et al., SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs, IEEE Trans. Nanotechnol. 4 (2) (2005) 242-248.
9. L.M. Adleman, Molecular computation of solutions to combinatorial problems, Science 266 (5187) (1994) 1021-1024.
10. T. Rueckes, K. Kim, E. Joselevich, G.Y. Tseng, C.-L. Cheung, C.M. Lieber, Carbon nanotube based nonvolatile random access memory for molecular computing, Science 289 (2000) 94-97.
11. Y. Chen, G. Jung, D.A.A. Ohlberg, X. Li, D.R. Stewart, J.O. Jeppesen, K.A. Nielsen, J.F. Stoddart, R.S. Williams, Nanoscale molecular-switch crossbar circuits, Nanotechnology 14 (2003) 462-468
12. A. Dehon, Array-based architecture for FET-based, nanoscale electronics, IEEE Trans. Nanotechnol. 2 (1) (2003) 23-32.
13. A. DeHon, S.C. Goldstein, P.J. Kuekes, P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Trans. Nanotechnol. 4 (2) (2005) 215-228.
14. B. Gojman, E. Rachlin, J.E. Savage, Evaluation of design strategies for stochastically assembled nanoarray memories, ACM J. Emerg. Technol. Comput. Syst. 1 (2) (2005) 73-108.
15. S. Goldstein, M. Budiu, NanoFabrics: spatial computing using molecular electronics, in: Proc. 28th Int. Symp. Computer Architecture (2001) pp. 178-189.
16. A. DeHon, M.J. Wilson, Nanowire-based sublithographic programmable logic arrays, in: FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays. New York, NY, USA: ACM, 2004, pp. 123-132.
17. T. Wang, Z. Qi, C.A. Moritz, Opportunities and challenges in application-tuned circuits and architectures based on nanodevices, in: Proceedings of the First Conference on Computing Frontiers Italy, pp. 503-511, April 2004.
18. X. Ma, D.B. Strukov, J.H. Lee, K.K. Likharev, Afterlife for silicon: CMOL circuit architectures, in: 1EEE-NANO, July 2005.
19. C. Dong, D. Chen, S. Haruehanroengra, W. Wang, 3-D nFPGA: a reconfigurable architecture for 3-D CMOS/nanomaterial hybrid digital circuits, 1EEE Trans. Circuits Syst. 54 (11) (2007) 2489-2501.
20. C. Dong, S. Chilstedt, D. Chen, FPCNA: a field programmable carbon nanotube array, in: Proceedings of the ACM 1nternational Symposium on Field Programmable Gate Arrays, pp. 161-170, 2009.
21. B. Liu, Architecture exploration of crossbar-based nanoscale reconfigurable computing platforms, Nano Commun. Networks (2010) 232-241.
22. J.E. Green, J.W. Choi, A. Boukai, Y. Bunimovich, E. Johnston-Halperin, E. Delonno, Y. Luo, B.A. Sheriff, K. Xu, S.S. Young, H. Tseng, S.J. Fraser, J.R. Heath, A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimeter, Nature 445 (2007) 414.
23. K.K. Likharev, CMOL: second life for silicon? Microelectron. J. 39 (2008) 177-183.
24. G. Snider, P. Kuekes, R.S. Williams, CMOS-like logic in defective, nanoscale crossbars, Nanotechnology 15 (2004) 881-891.
25. M.M. Ziegler, M.R. Stan, CMOS/nano co-design for crossbar-based molecular electronic systems, IEEE Trans. Nanotechnol. 2 (4) (2003) 217-230.
26. M. Dong, L. Zhong, Nanowire crossbar logic and standard cell-based integration, IEEE transactions on Very Large Scale Integration (VLSI) Systems 17 (8) (2009) 997-1007.
27. Y.K. Choi, T.J. King, C. Hu, A spacer patterning technology for nanoscale CMOS, 1EEE Trans. Electron Devices 49 (3) (2002) 436-441.
28. G. Cerofolini, G. Arena, C. Camalleri, et al., A hybrid approach to nanoelec-tronics, Nanotechnology 16 (8) (2005) 1040-1047.
29. M.H. Ben-Jamaa, G. Cerofolini, G. De Micheli, Y. Leblebici, Poly-silicon nanowire transistors and arrays fabricated with the multi-spacer technique, IEEE Trans. Nanotechnol. 1 (1) (2010).
30. S.Y. Chou, P.R. Krauss, P.J. Renstrom, J. Vac. Sci. Technol., B 14 (1996) 3114.
31. X. Chen, M. Hirtz, H. Fuchs, L. Chi, Fabrication of gradient mesostructures by Langmuir-Blodgett rotating transfer, Langmuir 23 (2007) 2280-2283.
32. D. Whang, S. Jin, C.M. Lieber, Nanolithography using hierarchically assembled nanowire masks, Nano Lett. 3 (2003) 951-954.
33. Y. Huang, X. Duan, Q. Wei, C.M. Lieber, Directed assembly ofone-dimensional nanostructures into functional networks, Science 291 (2001) 5504.
34. Y. Xia, J. Rogers, K. Paul, G. Whitesides, Unconventional methods for fabricating and patterning nanostructures, Chem. Rev. 99 (1999) 823-1848.
35. M. Butts, A. DeHon, S.C. Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, in: 1EEE/ACM 1nternational Conference on Computer Aided Design (1CCAD), November 2002, pp. 433-440, 2002.
36. A. DeHon, B. Gojman, Crystals and snowflakes: building computation from nanowire crossbars, 1EEE Comput. Soc. (2011) 37-45.
37. A.M. Morales, C.M. Lieber, A laser ablation method for synthesis ofcrystalline semiconductor nanowires, Science 279 (1998) 208-211.
38. D. Whang, S. Jin, C.M. Lieber, Large-scale hierarchical organization of nanowires for functional nanosystems, Jpn. J. Appl. Phys. 43 (7B) (2004).
39. J. Xiang, W. Liu, Y. Hu, Y. Wu, H. Yan, C.M. Lieber, Ge/Si nanowire hetero-structures as high-performance field-effect transistors, Nature 441 (2006) 489.
40. W. Lu, C.M. Lieber, Semiconductor nanowires, J. Phys. D: Appl. Phys. 39 (21) (2006) R387-R406.
41. M.I. Khan, X. Wang, K.N. Bozhilov, C.S. Ozkan, Templated fabrication of InSb nanowires for nanoelectronics, J. Nanomater. 2008 (2008) 1-5.
42. Y. Wang, C. Zhang, H. Yu, W. Zhang, Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention, 1SLPED'12, July 30-August 1, 2012.
43. H.P. Wong, J. Appenzeller, V. Derycke, R. Martel, S. Wind, P. Avouris, Carbon nanotube field effect transistors-fabrication, device physics, and circuit implications, in: Proc. 1nt. Solid State Circuits Conf., San Francisco, CA, 2003, pp. 370-371.
44. D. Wang, B.A. Sheriff, J.R. Heath, Silicon p-FETs from ultrahigh density nanowire arrays, Nano Lett. 6 (2006) 1096-1100.
45. W. Fei, H. Yu, W. Zhang, K.S. Yeo, Design exploration of hybrid CMOS and memristor circuit by new modified nodal analysis, in: Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 20 (6) 1012-1025 (2012).
46. A. DeHon, et al., Stochastic assembly of sublithographic nanoscale interfaces, IEEE Trans. Nanotechnol. 2 (3) (2003) 165-174.
47. T. Wang, P. Narayanan, C. Moritz, Combining 2-level logic families in grid-based nanoscale fabrics, in: 1EEE/ACM Symposium on Nanoscale Architectures (NanoArch'07), October 2007.
48. P. Narayanan, M. Leuchtenburg, Teng Wang, C. Moritz, CMOS control enabled single-type FET NAS1C, in: Symposium on VLSI, 2008. 1SVLS1 '08. IEEE Computer Society Annual, 2008, pp. 191-196.
49. R.E. Lyions, W. Vanderkulk, The use of triple modular redundancy to improve computer reliability, IBM J. Res. Dev. 6 (2) (1962).
50. S. Spagocci, T. Fountain, Fault rates in nanochip devices, Proc. Electrochem. Soc. 99-22 (1999) 354-368.
51. P. Panchapakeshan, P. Narayanan, C.A. Moritz, N3AS1Cs: designing nanofabrics with fine-grained CMOS integration, 1EEE/ACM 1nt. Symp. Nanoscale Architectures (NANOARCH) (2011) 196-202.
52. C.A. Moritz, T. Wang, Towards defect-tolerant nanoscale architectures, in: Sixth 1EEE Conference on Nanotechnology, 1EEE Nano 2006, vol. 1, pp. 331334, 2006.
53. D.B. Strukov, K.K. Likharev, CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices, Nanotechnology 16 (2005) 888-900.
54. D. Tu, M. Liu, W. Wang, S. Haruehanroengra, Three-dimensional CMOL: three-dimensional integration of CMOS/nanomaterial hybrid digital circuits, Micro Nano Lett. 2 (2007) 40-45.
55. G.S. Snider, R.S. Williams, Nano/CMOS architectures using a field-programmable nanowire interconnect, Nanotechnology 18 (3) (2007) 035204. (11 pp).
56. L.O. Chua, Memristor-missing circuit element, IEEE Trans. Circuit Theory 18 (1971) 507-519.
57. D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found, Nature 453 (2008) 80-83.
58. J. Wu, M. Choi, Memristor lookup table (MLUT)-based asynchronous nanowire crossbar architecture, in: Proc. Of 10th IEEE International Conf. on Nanotechnology Joint Symp. With Nano Korea, Aug. 2010, pp. 1100-1103.
59. Y.C. Shin, J. Song, K.M. Kim, B.J. Choi, S. Choi, H.J. Lee, G.H. Kim, T. Eom, C.S. Hwang, (In,Sn)2O3/TiO2/Pt Schottky-type diode switch for the TiO2 resistive switching memory array, Appl. Phys. Lett. 92 (2008) 162904.
60. Q. Zuo, S. Long, Q. Liu, S. Zhang, Q. Wang, Y. Li, Y. Wang, M. Liu, Self-rectifying resistive memory based on Au nanocrystal-embedded zirconium oxide for crossbar array application, in: Nanoelectronics Conference (INEC'10), 228229, 2010.
61. Kuk-Hwan Kim, et al., A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications, Nano Lett. 12 (1) (2012) 389-395.
62. A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high performance and low power digital circuits, IEEE Trans. Circuits Syst. 54 (2007) 2391-2401.
63. J.P. Colinge, C.W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, R. Murphy, Nanowire transistors without junctions, Nat. Nanotechnol. 5 (2010) 225-229.
64. ASU predictive technology model (PTM), available online at 〈http://ptm.asu. edu〉.
65. M. Gholipour, N. Masoumi, A comparative study of nanowire crossbar and MOSFET logic implementations, in: Eurocon 2011 International Conference on Computer as a Tool, April 2011, Lisbon.
66. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgal, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, A. Sangiovannivincentelli, SIS: a System for Sequential Circuit Synthesis, Electron. Res. Lab., Univ. California, Berkeley, CA, Tech. Rep., 1992.