Nanowire-based sublithographic programmable logic arrays

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn 12, Issue , 2004, Pages 123-132

  DeHon, André ^a   Wilson, Michael J ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Nanowires; Programmable logic arrays; Sublithographic architecture

Indexed keywords

INTEGRATED CIRCUIT LAYOUT; LITHOGRAPHY; LOGIC DESIGN; NANOSTRUCTURED MATERIALS; SYNTHESIS (CHEMICAL); TRANSISTORS;

LOGIC DENSITY; NANOWIRES (NW); PROGRAMMABLE LOGIC ARRAYS (PLA); SUBLITHOGRAPHIC ARCHITECTURE;

LOGIC CIRCUITS;

EID: 2442424176     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/968280.968299     Document Type: Conference Paper

References (35)

1. International technology roadmap for semiconductors. 〈http://public. itrs.net/Files/2001ITRS/〉, 2001.
2. R. K. Brayton, G. D. Hachtel, C. McMullen, and A. Sangiovanni- Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers, Norwell, MA, 1984.
3. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams. Nanoscale molecular-switch crossbar circuits. Nanotechnology, 14:462-468, 2003.
4. D. Cheng, J. Cong, M. Ercegovac, and Z. Huang. Performance-Driven Mapping for CPLD Architectures. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, pages 39-47, 2001.
5. C. Collier, G. Mattersteig, E. Wong, Y. Luo, K. Beverly, J. Sampaio, F. Raymo, J. Stoddart, and J. Heath. A [2]Catenane-Based Solid State Reconfigurable Switch. Science, 289:1172-1175, 2000.
6. C. P. Collier, E. W. Wong, M. Belohradsky, F. M. Raymo, J. F. Stoddard, P. J. Kuekes, R. S. Williams, and J. R. Heath. Electronically configurable molecular-based logic gates. Science, 285:391-394, 1999.
7. J. Cong, E. Ding, Y.-Y. Hwang, J. Peck, C. Wu, and S. Xu. RASP_SYN release B 1.1: LUT-Based FPGA Technology Mapping Package, 〈http://cadlab. cs.ucla.edu/~xfpga/software/raspsyn.htm〉, 1999.
8. Y. Cui, X. Duan, J. Hu, and C. M. Lieber. Doping and electrical transport in silicon nanowires. Journal of Physical Chemistry B, 104(22):5213-5216, June 8 2000.
9. Y. Cui, L. J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber. Diameter-controlled synthesis of single crystal silicon nanowires. Applied Physics Letters, 78(15):2214-2216, 2001.
10. A. DeHon. Reconfigurable Architectures for General-Purpose Computing. AI Technical Report 1586, MIT Artificial Intelligence Laboratory, 545 Technology Sq., Cambridge, MA 02139, October 1996.
11. A. DeHon. DPGA Utilization and Application. In Proceedings of the International Symposium on Field-Programmable Gate Arrays, February 1996.
12. A. DeHon. Array-Based Architecture for FET-based, Nanoscale Electronics. IEEE Trans. on Nanotechnology, 2(1):23-32, March 2003.
13. A. DeHon, P. Lincoln, and J. Savage. Stochastic Assembly of Sublithographic Nanoscale Interfaces. IEEE Trans. on Nanotechnology, 2(3):165-174, 2003.
14. A. DeHon and M. J. Wilson. Nanowire-Based Sublithographic Programmable Logic Arrays [Extended Version with Detail Appendix]. URL: 〈http://www.cs. caltech.edu/research/ic/abstracts/nanopla_fpga2004.html〉, January 2004.
15. S. C. Goldstein and M. Budiu. NanoFabrics: Spatial Computing Using Molecular Electronics. In Proceedings of the International Symposium on Computer Architecture, pages 178-189, June 2001.
16. U. C. Group. Espresso examples. Online 〈ftp://ic.eecs.berkeley.edu/ pub/Espresso/espresso-book-examples.tar.gz〉, June 1993.
17. M. S. Gudiksen, L. J. Lauhon, J. Wang, D. C. Smith, and C. M. Lieber. Growth of nanowire superlattice structures for nanoscale photonics and electronics. Nature, 415:617-620, February 7 2002.
18. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams. A defect-tolerant computer architecture: Opportunities for nanotechnology. Science, 280:1716-1721, June 12 1998.
19. Y. Huang, X. Duan, Y. Cui, L. Lauhon, K. Kim, and C. M. Lieber. Logic gates and computation from assembled nanowire building blocks. Science, 294:1313-1317, 2001.
20. Y. Huang, X. Duan, Q. Wei, and C. M. Lieber. Directed assembley of one-dimensional nanostructures into functional networks. Science, 291:630-633, January 26 2001.
21. J. Kouloheris and A. E. Gamal. Pla-based fpga area versus cell granularity. In Proceedings of the Custom Integrated Circuits Conference, pages 4.3.1-4. IEEE. May 1992.
22. B. Lin and R. Newton. Synthesis of multiple-level logic from symbolic high-level description languages. In Proceedings of the IFIP International Conference on VLSI, pages 187-196, 1989.
23. M. S. G. Lincoln J. Lauhon, D. Wang, and C. M. Lieber. Epitaxial core-shell and core-multi-shell nanowire heterostructures. Nature, 420:57-61, 2002.
24. H. Liu and D. F. Wong. Network flow based partitioning for time-multiplexed fpgas. In Proceedings of the IEEE/ACM International Conference on Computer-Adided Design, pages 497-504, 1998.
25. K. McElvain. LGSynth93 Benchmark Set: Version 4.0. Online 〈http://www.cbl.ncsu.edu/pub/Benchmark_dirs/LGSynth93/doc/iwls93.ps〉, May 1993.
26. F. Mo and R. K. Brayton. Whirlpool PLAs: A Regular Logic Structure and Their Synthesis. In Proceedings of the International Conference on Computer-Aided Design, pages 543-550, November 2002.
27. A. M. Morales and C. M. Lieber. A laser ablation method for synthesis of crystalline semiconductor nanowires. Science, 279:208-211, 1998.
28. M. T. Niemier, A. F. Rodrigues, and P. M. Kogge. A Potentially Implementable FPGA for Quantum Dot Cellular Automata. In Proceedings of the First Workshop on Non-Silicon Computation (NSC-1), Boston, MA, February 2002.
29. R. Rudell and A. Sangiovanni-Vincentelli. Multiple-valued minimization for pla optimization. IEEE Trans. on Computer-Aided Design of Integrated Circuits, 6(5):727-751, September 1987.
30. T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C.-L. Cheung, and C. M. Lieber. Carbon nanotube based nonvolatile random access memory for molecular computing. Science, 289:94-97, 2000.
31. T. V. A. Sangiovanni-Vincentelli. NOVA: state assignment of finite state machines for optimal two-level logic implementations. In Proceedings of the ACM/IEEE Design Automation Conference, pages 327-332, 1989.
32. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni- Vincentelli. Sis: A system for sequential circuit synthesis. UCB/ERL M92/41, University of California, Berkeley, May 1992.
33. J. M. Tour. Molecular Electronics: Commercial Insights, Chemistry, Devices, Architecture and Programming. World Scientific Publishing Company. New Jersey, 2003.
34. D. Whang, S. Jin, and C. M. Lieber. Nanolithography using hierarchically assembled nanowire masks. Nanoletters, 3(7):951-954, July 9 2003.
35. D. Whang, S. Jin, Y. Wu, and C. M. Lieber. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nanoletters, 3(9):1255-1259, September 2003.