Design exploration of hybrid CMOS and memristor circuit by new modified nodal analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 20, Issue 6, 2012, Pages 1012-1025

  Fei, Wei ^a   Yu, Hao ^a   Zhang, Wei ^a   Yeo, Kiat Seng ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

3 D crossbar memory; Memristor; Nano scale circuit simulation

Indexed keywords

CHAOTIC CIRCUITS; CIRCUIT SIMULATORS; CMOS DEVICES; CONVENTIONAL CIRCUITS; CROSS-BAR MEMORIES; DESIGN EXPLORATION; FUNDAMENTAL CIRCUITS; HYBRID CIRCUIT; HYBRID CMOS; INTEGRATION DENSITY; MEMRISTOR; MODIFIED NODAL ANALYSIS; NANO DEVICE; NANO SCALE; NANO-DEVICES; PROGRAMMABLE LOGIC; STATE VARIABLES;

CIRCUIT SIMULATION; CMOS INTEGRATED CIRCUITS; DESIGN; ELECTRIC NETWORK ANALYSIS; MAGNETIC FLUX; MEMRISTORS; OSCILLATORS (ELECTRONIC); PASSIVE FILTERS; RESISTORS; SPICE; THREE DIMENSIONAL; THREE DIMENSIONAL COMPUTER GRAPHICS;

ANALOG CIRCUITS;

EID: 84861199525     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2011.2136443     Document Type: Article

References (34)

1. L. Chua, "Memristorthe missing circuit element," IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507-519, Sep. 1971.
2. L. Chua and S. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
3. D. Strukov, G. Snider, D. Stewart, and S.Williams, "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008. (Pubitemid 351630336)
4. L. Nagel, "Spice2: A computer program to simulate semiconductor circuits," Univ. California, Berkeley, ERL-M520, 1975.
5. C. W. Ho, A. E. Ruehli, and P. A. Brennan, "The modified nodal approach to network analysis," in Proc. Int. Symp. Circuits Syst., 1974, pp. 504-509.
6. L. Chua and P. Lin, Computer-Aided Analysis of Electronic Circuits: Algorithms and Computational Techniques. Englewood Cliffs, NJ: Prentice-Hall, 1975.
7. H. Yu, Y. Shi, L. He, and D. Smart, "A fast block structure preserving model order reduction for inverse inductance circuits," in Proc. Int. Conf. Comput.-Aided Des., 2006, pp. 7-12.
8. Y. Chen and X.Wang, "Compact modeling and corner analysis of spintronic memristor," in Proc. Int. Symp. Nanoscale Arch. (NANOARCH), 2009, pp. 7-12.
9. P. Vontobel, W. Robinett, P. Kuekes, D. Stewart, J. Straznicky, and R. Williams, "Writing to and reading from a nano-scale crossbar memory based on memristors," Nanotechnology, vol. 20, p. 425204, 2009.
10. M. B. Laurent, "Pattern recognition using memristor crossbar array," U.S. Patent 7 459 933, Dec. 2, 2008.
11. A. Afifi and A. Ayatollahi, "Implementation of biologically plausible spiking neural network models on the memristor crossbar based CMOS/Nano circuits," in Proc. Eur. Conf. Circuit Theory Des., 2009, pp. 563-566.
12. J. Borghetti, Z. Y. Li, J. Straznicky, X. M. Li, D. A. A. Ohlberg, W.Wu, D. R. Stewart, and R. S.Williams, "A hybrid nanomemristor/transistor logic circuit capable of self-programming," in Proc. Nat. Acad. Sci., 2009, pp. 1699-1703.
13. M. B. Laurent, "Programmable Crossbar Signal Processor," U.S. Patent 7 302 513, Nov. 27, 2007.
14. G. S. Snider, "Self-organized computation with unreliable, memristive nanodevices," Nanotechnology, vol. 18, p. 365202, 2007.
15. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Letter, vol. 10, pp. 1297-1301, 2010.
16. A. Afifi, A. Ayatollahi, and F. Raissi, "STDP implementation using memristive nanodevice in CMSO-nano neuromorphic networks," IEICE Electron. Expr., vol. 6, no. 3, pp. 148-153, Feb. 2009.
17. Y. V. Pershin, S. L. Fontaine, and M. D. Ventra, "Memristive model of amoeba learning," Phys. Rev. E, vol. 80, p. 021926, 2009.
18. A. Flocke and G. Noll, "Fundamental analysis of resistive nano-crossbars for the use in hybrid NANO/CMOS-memory," in Proc. Eur. Solid State Circuits Conf., 2007, pp. 328-331.
19. R. Waser and M. Aono, "Nanoionics-based resistive switching memories," Nat. Mater., vol. 6, no. 11, pp. 833-839, Nov. 2007.
20. M. Meier, C. Schindler, S. Gilles, R. Rosezin, A. Rudiger, C. Kugeler, and R. Waser, "A nonvolatile memory with resistively switching methyl-silsesquioxane," IEEE Electron Device Lett., vol. 30, no. 1, pp. 8-10, Jan. 2009.
21. M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: From devices and interconnect to circuits and architecture," Proc. IEEE, vol. 91, no. 11, pp. 1940-1957, Nov. 2003. (Pubitemid 40890797)
22. M. M. Ziegler and M. R. Stan, "CMOS/Nano co-design for crossbarbased molecular electronic systems," IEEE Trans. Nanotechnol., vol. 2, no. 4, pp. 217-230, Dec. 2003.
23. G. Snider, P. Kuekes, T. Hogg, and R. S. Williams, "Nanoelectronic architectures," Appl. Phys. A, vol. 80, pp. 1183-1195, 2005. (Pubitemid 40454137)
24. R. J. Luyken and F. Hofmann, "Concepts for hybrid CMOS molecular non-volatile memories," Nanotechnol., vol. 14, pp. 273-276, 2003.
25. C. Kugeler, M. Meier, R. Rosezin, S. Gilles, and R.Waser, "High density 3D memory architecture based on the resistive switching effect," Solid-State Electron., vol. 53, no. 12, pp. 1287-1292, 2009.
26. D. L. Lewis and H. S. Lee, "Architectural evaluation of 3D stacked RRAM caches," in Proc. Conf. 3D Syst. Integr., 2009, pp. 1-4.
27. D. Tu,M. Liu, W.Wang, and S. Haruehanroengra, "Three-dimensional CMOL: Three-dimensional integration of CMOS/nanomaterial hybrid digital circuits," Micro Nano Lett., vol. 2, pp. 40-45, Jun. 2007. (Pubitemid 47035542)
28. U. Ascher and L. Petzold, Computer Methods for Ordinary Differential Equations and Differential-Algebraic Equations. Philadelphia, PA: SIAM, 1998.
29. M. Dong and L. Zhong, "Nanowire crossbar logic and standard cellbased integration," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 8, pp. 997-1006, Aug. 2009.
30. B. Mouttet, "Logicless computational architectures with nanoscale crossbar arrays," in Techn. Proc. NSTI Conf. Trade Show, 2008, pp. 73-75.
31. K. Adarvardar and H.-S. P. Wong, "Ultralow voltage crossbar nonvolatile memory based on energy-reversible NEM switches," IEEE Electron Device Lett., vol. 30, no. 6, pp. 626-628, Jun. 2009.
32. X. S. Hu, A. Khitun, K. K. Likharev, M. T. Niemier, M. Bao, and K. L. Wang, "Design and defect tolerance beyond CMOS," in Proc. CODESISSS, 2008, pp. 223-230.
33. G. S. Snider and R. S. Williams, "Nano/CMOS architectures using a field-programmable nanowire interconnect," Nanotechnol., vol. 18, 2007, 035204.
34. S. Shin and K. Kim, "Memristor-based fine resolution programmable resistance and its applications," in Proc. Int. Conf. Commun., Circuits, Syst., 2009.