Opportunities and challenges in application-tuned circuits and architectures based on nanodevices

2004 Computing Frontiers Conference

Volumn , Issue , 2004, Pages 503-511

  Wang, Teng ^a   Qi, Zhenghua ^a   Moritz, Csaba Andras ^a  

^a UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

FET; Microwire; Nanowire; NASIC; Tile

Indexed keywords

CARBON NANOTUBES; COMPUTER PROGRAMMING; ELECTRIC EQUIPMENT; INTELLIGENT MATERIALS; SEMICONDUCTOR MATERIALS; SYSTEMS ANALYSIS;

PROGRAMMABLE FABRICS; SEMICONDUCTOR NANOWIRES; SIGNAL ROUTING;

NANOTECHNOLOGY;

EID: 4143054859     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/977091.977161     Document Type: Conference Paper

References (44)

1. J. Jacob, A. Mishchenko, "Unate Decomposition of Boolean Functions", Proc. Intl. Workshop on Logic Synthesis, 2001, pp. 66-71.
2. Z. Hasan, D. Harrison, and M. Ciesielski, "Fast Partitioning Method for PLA-Based FPGAs", IEEE Design & Test of Computers, pp. 34-39, Dec. 1992.
3. M. Ciesielski and S. Yang, "PLADE: A Two-Stage PLA Decomposition", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 943-954, Aug. 1992.
4. R. Purri, A. Bjorksten, and T. Rosser, "Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis", Proc. Intl. Conference on CAD, ICCAD'96, 1996.
5. G. DeMichelli, A. Sangiovanni-Vincentelli, "Pleasure: a Computer Program for Simple/Multiple Constrained Unconstrained Folding of Programmable Logic Arrays", pp 263-270, Proc. ACM, IEEE Design Automation Conference, 1988.
6. Jan M. Rabaey, "Digital Integrated Circuits - A Design Perspective", Prentice Hall, 1996.
7. G. Hachtel, R. Newton and A. Sangiovanni-Vincentelli, "An Algorithm for Optimal PLA Folding," IEEE Trans. on CAD, pp. 1023-1028, 1980.
8. D. E. Culler and J. Pal Singh and A. Gupta, "Parallel Computer Architecture: A Hardware/Software Approach," ISBN 1-55860 343-3, 1998.
9. P. Wong, "Panel Session on Nanotechnology," IEEE International Symposium on Signal Processing, San Diego, 2002.
10. http://www.hpl.hp.com/2002/octdec/beyond_silicon.html.
11. R.F. Service, "Molecules Get Wired," Science 294, 2442 (2001).
12. G.Y. Tseng and J.C. Ellenbogen, "Toward Nanocomputers," Science 294, 1293 (2001).
13. Y. Huang, X. Duan, Y. Cui, L.J. Lauhon, K-Y. Kim, and C.M. Lieber, "Logic Gates and Computation from Assembled Nanowire Building Blocks," Science 294, 1313 (2001).
14. J.A. Hutchby, G.I. Bourianoff, J.V. Zhirnov, and J.E. Brewer, "Extending the Road Beyond CMOS," IEEE Circuits and Devices 18, 28 (2002).
15. T. Rueckes, K. Kim, E. Joselevich, G.Y. Tseng, C-L. Cheung, and C.M. Lieber, "Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing," Science 289, 94 (2000).
16. S.C. Goldstein and M. Budiu, "Nanofabrics: Spatial Computing Using Molecular Electronics," Proceedings of the 28th Annual International Symbosium on Computer Architecture (2001).
17. R. Martel, V. Derycke, J. Appenzeller, S. Wind, and Ph. Avouris, "Carbon Nanotube Field-Effect Transistors and Logic Circuits," DAC 2002 New Orleans, ACM (2002).
18. L.J. Lauhon, M.S. Gudiksen, D. Wang, and C. M. Lieber, "Epitaxial core-shell and core-multi-shell nanowire heterostructures", Nature 420, 57, 2002.
19. M.S. Gudiksen, L.J. Lauhon, J.F. Wang, D.C. Smith, and C.M. Lieber, "Growth of nanowire supperlattice structures for nanoscale photonics and electronics", Nature 415, 617, 2002.
20. Ph. Avouris R. Martel, V. Derycke, J. Appenzeller, "Carbon Nanotube Transistors and Logic Circuits," PhysicaB, Vol. 323, pp6-14, October 2002.
21. Ph. Avouris, "Carbon Nanotube Electronics", Talk, http://www.research.ibm.com/nanoscience/.
22. International Technology Roadmap for Semiconductors, 2001.
23. S.C. Goldstein, and M. Budiu, "NanoFabrics: Spacial Computing Using Molecular Electronics," Proc. International Symposium on Computer Architecture, ISCA, 2001.
24. A. DeHon, "Array Based Architectures for Molecular Electronics," First Workshop on Non-Silicon Computations (NSC-1), 2002.
25. A. DeHon, "Array-Based Architecture for FET-Based, Nanoscale Electronics," IEEE Transactions on Nanotechnology, Vol. 2, No. 1, March 2003.
26. A. DeHon, "Stochastic Assembly of Sublitographic Nanoscale Interfaces" IEEE Transactions on Nanotechnology, Vol. 2, No. 3, Sept 2003.
27. Yi Cui, X. Duan, and C. Lieber, "Doping and Electrical Transport in Silicon Nanowires", The Journal of Physical Chemistry, Vol. 104, June, 2000.
28. A. Bachtold, P. Hadley, T. Nakanishi, C. Dekker, "Logic Circuits with Carbon Nanotube Transistors," Science 294, 1317, 2001.
29. A. DeHon, "Sub-litographic Semiconductor Computing Systems," HotChips 15, Stanford University, Aug 2003.
30. M. Butts, A. DeHon, and S.C. Goldstein, "Molecular Electronics: Devices, Systems and Tools for Gigagate, Gigabit Chips," Proc. Intrnational Conf. on Computer-Aided Design, ICCAD'02, 2002.
31. M. Mishra, and S.C. Goldstein, "Scalable Defect Tolerance for Molecular Electronics", First Workshop on Non-Silicon Computations (NSC-1), 2002.
32. W.B. Culbertson, R. Amerson, R. Carter, P. Kuekes, and G. Snider, "Defect Tolerance on the TERAMAC Custom Computer," Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 116-123, Aprip 1997.
33. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal "Baring it all to Software: Raw Machines," IEEE Computer, September 1997, pp. 86-93.
34. C. A. Moritz, M. Frank, "LoGPC: Modeling Network Contention in Message-Passing Programs," IEEE Transactions on Parallel and Distributed Systems, April, 2001
35. D. Culler, R. Karp, D. Patterson, A. Sahay, K. Schauser, E. Santos, R. Subramonian, and T. Eicken, "LogP: Towards a Realistic Model of Parallel Computation," Proc. of Fourth ACM SIGPLAN Symp. on Principles and Practices of Parallel Programming, May 1993.
36. A. Alexandrov, M. Ionescu, K. E. Schauser, and C. Scheiman. "LogGP: Incorporating Long Messages into the LogP Model" Proc. of the SPAA '95, Santa Barbara, CA, July 1995.
37. D. Yeung, W. J. Dally, A. Agarwal. "How to Choose the Grain Size of a Parallel Computer". MIT/LCS Technical Report, MIT-LCS-TR-739.
38. C. A. Moritz, D. Yeung, A. Agarwal, "SimpleFit: A Framework for Analyzing Design Tradeoffs in Raw Architectures," IEEE Transactions on Parallel and Distributed Systems, June 2001.
39. J. C. Eble III. "A Generic System Simulator with Novel On-Chip Cache and Throughput Models For Gigascale Integration," PhD thesis, Georgia Institute for Technology, November 1998.
40. A San Francisco Consulting Group Report. "Seven of the Most Promising Nanotechnology Companies-Report," Voted by Attendees Nanotech Venture Fair 2002 2002
41. H. B. Bakoglu, "Circuits, Interconnects and Packaging for VLSI," Reading, MA: Addison Wesley, 1990.
42. H. T. Kung. Memory Requirements for Balanced Computer Architectures, IEEE 1986. pp. 49-54.
43. T. J. Holman and L. Snyder. "Architectural Tradeoffs in Parallel Computer Design," Advanced Research in VLSI, Proceedings of the 1989 Decennial Caltech Conference, The MIT Press. Cambridge, Massachusetts, March 1989. pp. 317-334.
44. S.Y. Kuo and W. Kent Fuchs, "Fault Diagnosis and Spare Allocation for Yield Enhancement in Large Reconfigurable PLA's," IEEE Trans. on Computers, Vol. 41, pp. 221-226, Feb. 1992.