CMOS control enabled single-type FET NASIC

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008

Volumn , Issue , 2008, Pages 191-196

  Narayanan, Pritish ^a   Leuchtenburg, Michael ^a   Wang, Teng ^a   Moritz, Csaba Andras ^a  

^a UNIVERSITY OF MASSACHUSETTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD EFFECT TRANSISTORS; MESFET DEVICES; NANOSTRUCTURED MATERIALS; NANOTECHNOLOGY; TECHNOLOGY;

CIRCUIT DENSITIES; CONTROL SIGNALLING; FIELD EFFECT TRANSISTOR (FET); HYBRID CMOS; MICROPROCESSOR DESIGNS; NANO SCALING; VLSI TECHNOLOGIES;

LOGIC CIRCUITS;

EID: 51849161272     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2008.92     Document Type: Conference Paper

References (14)

1. C.A. Moritz, et al, "Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids", IEEE Transactions on Circuits and Systems I, vol 54, pp. 2422-2437, 2007.
2. C. A. Moritz and T. Wang, "Towards Defect-Tolerant Nanoscale Architectures", Sixth IEEE Conference on Nanotechnology, IEEE Nano2006, vol 1, pp. 331-334, 2006.
3. A. DeHon. "Nanowire-based programmable architectures", ACM Journal on Emerging Technologies in Computing Systems, vol 1, pp. 109-162, 2005.
4. C. A. Moritz and T. Wang, "Latching on the wire and pipelining in nanoscale designs", Non-Silicon Computing Workshop, NSC-3, 2004.
5. T. Wang, M. Bennaser, Y. Guo, and C. A. Moritz, "Self-healing wire-streaming processors on 2-d semiconductor nanowire fabrics", Nanotech 2006, Nano Science and Technology Institute, 2006.
6. W. Lu and C.M. Lieber, "Semiconductor Nanowires," J. Phys. D: Appl. Physics, vol. 39, pp. R387-R406, October 2006.
7. Y. Cui, X. Duan, J. Hu, and C. M. Lieber, "Doping and Electrical Transport in Silicon Nanowires", Journal of Physical Chemistry B, vol. 104, pp. 5213-5216, May 2000.
8. Y. Huang, X. Duan, Q. Wei, and C. Lieber, "Directed assembly of one-dimensional nanostructures into functional networks", Science, vol. 291, pp. 630-633, 2001.
9. D. Whang, S. Jin, Y. Wu, and C. M. Lieber. "Large-scale hierarchical organization of nanowire arrays for integrated nanosystems". Nanoletters vol 3, pp. 1255-1259, September 2003.
10. A. B. Greytak, L. J. Lauhon, M. S. Gudiksen, and C. M. Lieber, "Growth and transport properties of complementary germanium nanowire field-effect transistors", Applied Physics Letters, vol. 84, pp. 4176-4178, May 2004.
11. Y. Wu, J. Xiang, C. Yang, W. Lu, C. M. Lieber, "Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures", Nature, vol. 430, pp. 699-703, 2004.
12. H. T. Ng, J. Han, T. Yamada, P. Nguyen, Y. P. Chen, and M. Meyyappan, "Single Crystal Nanowire Vertical Surround-Gate Field-Effect Transistor", Nano Letters, vol. 4, pp. 1247-1252, 2004.
13. B. D. Gates, Q. Xu, J. C. Love, D. B.Wolfe, and G. M. Whitesides, "Unconventional Nanofabrication", Annu. Rev. Mater. Res. 2004, vol. 34, pp. 339-372, 2004.
14. J. Rabaey, A. Chandrakasan and B. Nikolic, Digital Integrated Circuits - A Design Perspective, 2nd Ed. Upper Saddle River, NJ: Prentice-Hall 2003