Carbon nanotube electronics: Design of high-performance and low-power digital circuits

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 11 SPEC. ISS., 2007, Pages 2391-2401

  Raychowdhury, Arijit ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Carbon nanotubes; High speed logic; Low power circuits; Subthreshold logic

Indexed keywords

CARBON NANOTUBES; LEAKAGE CURRENTS; LOW POWER ELECTRONICS; MATERIALS HANDLING; NANOELECTRONICS; SILICON; THERMAL CONDUCTIVITY; TIMING CIRCUITS;

CARBON NANOTUBE ELECTRONICS; HIGH SPEED; LOW-POWER CIRCUIT; LOW-POWER DIGITAL CIRCUITS; PROCESS PARAMETER VARIATIONS; SHORT-CHANNEL EFFECT; SILICON TRANSISTORS; SUBTHRESHOLD LOGIC;

CARBON NANOTUBE FIELD EFFECT TRANSISTORS;

EID: 64549116334     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.907799     Document Type: Article

References (42)

1. K. Roy, S. Mukhopadhyay, and H. Meimand-Mehmoodi, "Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits," Proc. IEEE, vol. ???, no. 2, pp. 305-327, Feb. 2003.
2. S. Borkar, "Technology trends and design challenges for microprocessor design," in Proc. 24th Eur. Solid-State Circuits Conf. (ESSCIRC'98) 1998, Sep. 22-24, 1998, pp. 7-8.
3. A. Keshavarzi, J. W. Tschanz, S. Narendra, V. De, W. R. Daasch, K. Roy, M. Sachdev, and C. F. Hawkins, "Leakage and process variation effects in current testing on future CMOS circuits," IEEE Design Test Comput., vol. 19, no. 5, pp. 36-43, Sept.-Oct. 2002.
4. D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.-A. King, J. Bokor, and C. Hu, "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm," IEEE Trans. Electron Devices vol. 47, no. 12, pp. 2320-2325, Dec. 2000.
5. B. Doyle, B. Boyanov, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, R. Rios, and R. Chau, "Tri-Gate fully-depleted CMOS transistors: Fabrication, design and layout," in Dig. Tech. Papers VLSI Technol. Symp., Jun. 2003, pp. 133-134.
6. S. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. El-Mansy, "A 90-nm logic technology featuring strained-silicon," IEEE Trans. Electron Devices, vol. 51, no. 11, pp. 1790-1797, Nov. 2004.
7. S. Datta, T. Ashley, R. Chau, K. Hilton, R. Jefferies, T. Martin, and T. Phillips, "85-nm gate length enhancement and depletion mode InSb Quantum well transistors for ultra high speed and very low-power digital logic applications," in Tech. Dig. Int. Electron Device Meeting, Dec. 2005, pp. 783-786.
8. P. L. McEuen, M. S. Fuhrer, and H. Park, "Single-walled carbon nanotube electronics," IEEE Trans. Nanotechnology, vol. 1, pp. 78-85, Mar. 2002.
9. P. Avouris, "Supertubes [carbon anotubes]," IEEE Spectrum, vol. 41, no. 8, pp. 40-45, Aug. 2004.
10. P. Avouris, J. Appenzeller, V. Derycke, R. Martel, and S. Wind, "Carbon nanotube electronics," in Dig. Int. Electron Deviced Meetinh, Dec. 2002, pp. 281-284.
11. V. Derycke, R. Martel, J. Appenzeller, and P. Avouris, "Carbon nanotube inter- and intramolecular logic gates," Nano Lett., vol. 1, no. 9, pp. 453-456.
12. A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, "Logic circuits with carbon nanotube transistors," Science, vol. 294, pp. 1317-1320, 2001.
13. M. Freitag, M. Radosavljevic, Y. Zhou, A. T. Johnson, and W. F. Smith, "Controlled creation of a carbon nanotube diode by a scanned gate," Appl. Phys. Lett., vol. 79, no. 20, pp. 3326-3328, Nov. 2001.
14. A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. Dai, "Ballistic carbon nanotube field-effect transistors," Nature, vol. 427, pp. 654-657, 2003.
15. J. Appenzeller, J. Knoch, M. Radosavljevi, and P. Avouris, "Multimode transport in Schottky-Barrier carbon-nanotube field-effect transistors," Phys. Rev. Lett., vol. 92, p. 226802, Jun. 2004.
16. M. Radosavljevic, S. Heinze, J. Tersoff, and P. Avouris, "Drain voltage scaling in carbon nanotube transistors," Appl. Phys. Lett., vol. 83, p. 2435, 2003.
17. A. Javey, J. Guo, D. Farmer, Q. Wang, E. Yenilmez, R. Gordon, M. Lundstrom, and H. Dai, "Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays," Nanolett., vol. 4, pp. 1319-1322, 2004.
18. J. Chen, C. Clinke, A. Afzali, and P. Avouris, "Air-stable chemical doping Of carbon nanotube transistors," in Proc. Device Res. Conf. 2004, pp. 137-138.
19. A. Javey, R. Tu, D. B. Farmer, J. Guo, R. G. Gordon, and H. Dai, "High-performance n-type carbon nanotube field-effect transistors with chemically doped contacts," Nanolett., vol. 5, no. 2, pp. 345-348, 2005.
20. Y.-M. Lin, J. Appenzeller, J. Knoch, and P. Avouris, "High-performance carbon nanotube field-effect transistor with tunable polarities," IEEE Trans. Nanotechnol., vol. 4, no. 5, pp. 481-489, Sep. 2005.
21. J. Guo, A. Javey, H. Dai, S. Datta, and M. Lundstrom, "Predicted performance advantages of carbon nanotube transistors with doped nanotubes as source-drain," cond-mat/0309039, Sep. 2003.
22. J. Appenzeller, Y.-M. Lin, J. Knoch, and P. Avouris, "Band-to-band tunneling in carbon nanotube field-effect transistors," Phys. Rev. Lett., vol. 93, no. 19, Nov. 2004, 196805.
23. S. O. Koswatta, D. E. Nikonov, and M. S. Lundstrom, "Computational study of carbon nanotube p-i-n tunnel FETs," in Tech. Dig. Int. Electron Device Meeting, Dec. 2005, pp. 525-528.
24. J. Guo, S. Datta, M. Lundstrom, and M. P. Anantram, "Multi-scale modeling of carbon nanotube transistors," Int. J. Multiscale Comput. Eng., vol. 2, p. 257, 2004.
25. J. Guo, A. Javey, H. Dai, and M. Lundstrom, "Performance analysis and design optimization of near ballistic carbon nanotube field-effect transistors," in Dig. Int. Electron Device Meeting, Dec. 2004, pp. 703-706.
26. S. Datta, Electronic Transport in Mesoscopic Systems. Cambridge, U.K.: Cambridge University Press, 1995.
27. R. Venugopal, Z. Ren, S. Datta, M. Lundstrom, and D. Jovanovic, "Simulating quantum transport in nanoscale MOSFETs: Real versus mode space approaches," J. Appl. Phys., vol. 92, pp. 3730-3739, 2002.
28. S. Datta, "Nanoscale device modeling: The Green's function method," Superlattices and Microstructures, vol. 28, pp. 253-278, 2000.
29. J. Tersoff, "Schottky barrier heights and the continuum of gap states," Phys. Rev. Lett., vol. 52, pp. 465-568, 1984.
30. M. Freitag, J. C. Tersoff, J. C. Tsang, Q. Fu, J. Liu, and P. Avouris, "Mobile ambipolar domain in carbon-nanotube infrared emitters," Phys. Rev. Lett., vol. 93, no. 7, Aug. 2004.
31. J. Guo and M. Lundstrom, "On the role of phonon scattering in carbon nanotube transistors," Appl. Phys. Lett., vol. 86, p. 193103, 2005.
32. R. Martel, V. Derycke, C. Lavoie, J. Appenzeller, K. K. Chan, J. Tersoff, and P. Avouris, "Ambipolar electrical transport in semiconducting single-wall carbon nanotubes," Phys. Rev. Lett., vol. 87, no. 25, p. 256805, Dec. 2001.
33. A. Raychowdhury, J. Guo, K. Roy, and M. Lundstrom, "Choice of flat-band voltage, VDD and diameter of ambipolar Schottky-Barrier carbon nanotube transistors in digital circuit design," presented at the Fourth IEEE Nano Conf., Munich, Germany, Aug. 2004, TH-2-2-1, unpublished.
34. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison Wesley, 1993.
35. A. Raychowdhury et al., "Carbon nanotube field-effect transistors for high-performance digital circuits - DC analysis and modeling toward optimum transistor structure," IEEE Trans. Electron Devices, Nov. 2006.
36. A. Keshavarzi et al., "Carbon nanotube field-effect transistors for high-performance digital circuits - Transient analysis, parasictis and scalability," IEEE Trans. Electron Devices, Nov. 2006.
37. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. New York: Cambridge University Press, 1998.
38. P. F. Wang et al., "Complementary tunneling transistor for low-power application," Solid State Electronics, vol. 48, p. 2281, 2004.
39. K. K. Yong et al., Trans on Electron Devices, vol. 36, p. 399, 1989.
40. A. Raychowdhury, X. Fong, Q. Chen, and K. Roy, "Analysis of super cutoff transistors for ultra-low-power digital logic circuits," in Proc. Int. Symp. Low Power Electronic Design (ISLPED'06), Oct. 2006, pp. 1-6.
41. S. Narendra, V. De, D. Antoniadis, A. Chandrakasan, and S. Borkar, "Scaling of stack effect and its application for leakage reduction," in Proc. Int. Symp. Low Power Electronic Design (ISLPED'01), 2001.
42. Predictive technology models, Arizona State University, Tucson [Online]. Available: www.eas.asu.edu/~ptm/