A comParative study of nanowire crossbar and MOSFET logic implementations

EUROCON 2011 - International Conference on Computer as a Tool - Joint with Conftele 2011

Volumn , Issue , 2011, Pages

  Gholipour, Morteza ^a   Masoumi, Nasser ^a  

^a University College of Engineering   (Iran)

Author keywords

Crossbar array; Logic Circuit; Nanotechnology; Nanowire; VLSI

Indexed keywords

CIRCUIT IMPLEMENTATION; COMPARATIVE STUDIES; CROSSBAR ARCHITECTURE; CROSSBAR ARRAYS; EQUIVALENT CIRCUIT MODEL; LOGIC CIRCUIT DESIGN; MOS-FET; MOSFET CIRCUITS; NANOSCALE ARCHITECTURES; SIMULATION RESULT; TECHNOLOGY PARAMETERS; VLSI;

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; DELAY CIRCUITS; ELECTRIC NETWORK ANALYSIS; EQUIVALENT CIRCUITS; INTEGRATED CIRCUIT MANUFACTURE; LOGIC DESIGN; MOSFET DEVICES; NANOTECHNOLOGY; NANOWIRES; SPICE; STATIC RANDOM ACCESS STORAGE; VLSI CIRCUITS;

LOGIC CIRCUITS;

EID: 79960651554     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EUROCON.2011.5929228     Document Type: Conference Paper

References (18)

1. Y. M. Chee, Alan C.H. Ling, "Limit on the Addressability of Fault-Tolerant Nanowire Decoder,' IEEE Trans. on Computers, vol. 58, no. 1, pp. 60-68, 2009.
2. International Technology Roadmap for Semiconductors. Available online at http://www.itrs.net.
3. T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C.-L. Cheung, and C. M. Lieber, "Carbon nanotube based nonvolatile random access memory for molecular computing," Science, vol. 289, pp. 94-97, 2000.
4. Y. Chen, G. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S.Williams, "Nanoscale molecular-switch crossbar circuits," Nanotechnol., vol. 14, pp. 462-468, 2003.
5. A. Dehon, "Array-based architecture for FET-based, nanoscale electronics," IEEE Trans. Nanotechnology, vol. 2, no. 1, pp. 23-32, Mar. 2003.
6. A. DeHon, S. C. Goldstein, P. J. Kuekes, and P. Lincoln, "Nonphotolithographic nanoscale memory density prospects," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 215-228, Mar. 2005.
7. B. Gojman, E. Rachlin, and J.E. Savage, "Evaluation of Design Strategies for Stochastically Assembled Nanoarray Memories," ACM J. Emerging Technologies in Computing Systems, vol. 1, no. 2, pp. 73-108, 2005.
8. J. E. Green, J. W. Choi, A. Boukai, Y. Bunimovich, E. Johnston-Halperin, E. Delonno, Y. Luo, B. A. Sheriff, K. Xu, S. S. Young, H. Tseng, S. J. Fraser, and J. R. Heath, "A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimeter," Nature, vol. 445, p. 414, Jan. 2007.
9. K. K. Likharev, "CMOL: second life for silicon?," Microelectronics Journal, vol. 39, pp. 177-183, 2008.
10. M. M. Ziegler and M. R. Stan, "CMOS/nano co-design for crossbar-based molecular electronic systems," IEEE Trans. Nanotechnol., vol. 2, no. 4, pp. 217-230, Dec. 2003.
11. G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like logic in defective, nanoscale crossbars," Nanotechnology, vol. 15, pp. 881-891, Jun. 2004.
12. M. Dong, and L. Zhong, "Nanowire Crossbar Logic and Standard Cell-Based Integration," IEEE transactions on very large scale integration (VLSI) systems, vol. 17, no. 8, pp. 997-1007, 2009.
13. J. Xiang, W. Liu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, "Ge/Si nanowire heterostructures as high-performance field-effect transistors," Nature, vol. 441, p. 489, May 2006.
14. E. Rachlin and J. E. Savage, "Nanowire addressing with randomized-contact decoders," In ICCAD, pp. 735-742, 2006.
15. H. P. Wong, J. Appenzeller, V. Derycke, R. Martel, S. Wind, and P. Avouris, "Carbon nanotube field effect transistors-Fabrication, device physics, and circuit implications," in Proc. Int. Solid State Circuits Conf., San Francisco, CA, 2003, pp. 370-371.
16. D.Wang, B. A. Sheriff, and J. R. Heath, "Silicon p-FETs from ultrahigh density nanowire arrays," Nano Lett., vol. 6, pp. 1096-1100, May 2006.
17. Predictive Technology Model Website, http://ptm.asu.edu/.
18. M. Gholipour, M. Nourani, D. Edwards, and A. Afzali-Kusha, "LLA: A Low-Latency Asynchronous Control with Applications," Int. Symposium on Signals Circuits and Systems (ISSCS'09), 9-10 July 2009.