CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices

Nanotechnology

Volumn 16, Issue 6, 2005, Pages 888-900

  Strukov, Dmitri B ^a   Likharev, Konstantin K ^a  

^a STONY BROOK UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL CIRCUITS; ELECTRIC POTENTIAL; MULTIPLEXING; REDUNDANCY; SCHEMATIC DIAGRAMS; SELF ASSEMBLY; TRANSISTORS;

DEFECT TOLERANCE; NANODEVICES; NEUMANN MULTIPLEXING; POWER CONSUMPTION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 18744373862     PISSN: 09574484     EISSN: None     Source Type: Journal    
DOI: 10.1088/0957-4484/16/6/045     Document Type: Article

References (39)

1. Brown S D et al 1992 Field-Programmable Gate Arrays (Norwell, MA: Kluwer)
2. Tessier R and Schmit H (ed) 2004 FPGA 2004: Proc. ACM/SIGDA 12th Int. Symp. on Field Programmable Gate Arrays (Monterey, CA, USA, Feb. 2004)
3. FCCM 2004: Proc. 12th IEEE Symp. on Field-Programmable Custom Computing Machines (Napa, CA, April 2004) (Piscataway, NJ: IEEE)
4. International Technology Roadmap for Semiconductors (ITRS), 2004 Update available online at public.itrs.net/
5. Heath J R, Kuekes P J, Snider G S and Williams R S 1998 A defect-tolerant computer architecture: Opportunities for nanotechnology Science 280 1716-21
6. Tour J 2003 Molecular Electronics (Singapore: World Scientific)
7. Reimers J R, Picconnatto C A, Ellenbogen J C and Shashidhar R (ed) 2003 Molecular Electronics III Ann. New York Acad. Sci. 1006 1-33
8. Stan M et al 2003 Molecular electronics: from devices and interconnect to circuits and architecture Proc. IEEE 91 1940-57
9. von Neuman J 1956 Probabilistic logics and the synthesis of reliable organisms from unreliable components Automata Studies ed C E Shannon and J McCarthy (Princeton, NJ: Princeton University Press) pp 43-98
10. Nikolic K, Sadek A and Forshaw M 2002 Fault-tolerant techniques for nanocomputers Nanotechnology 13 357-62
11. Roy S and Beiu V 2005 Multiplexing schemes for cost effective fault-tolerance IEEE-NANO'04 (Munich, Germany, Aug. 2004) IEEE Trans. Nanotechnol. at press
12. DeHon A 2005 Design of programmable interconnect for sublithographic programmable logic arrays Proc. FPGA'05 (Monterey, CA, Feb. 2005) pp 127-37
13. Snider G et al 2004 CMOS-like logic in defective, nanoscale crossbars Nanotechnology 15 881-91
14. Rose J et al 1990 Architecture of field-programmable gate arrays-the effect of logic block functionality and efficiency IEEE J. Solid-State Circuits 25 1217
15. Amerson R et al 1996 Plasma: an FPGA for million gate systems Proc. FPGA'96 (Monterey, CA, Feb. 1996) pp 10-6
16. Strukov D and Likharev K 2005 Prospects for terabit-scale nanoelectronic memories Nanotechnology 16 137-48
17. Ahmed E and Rose J 2004 The effect of LUT and cluster size on deep-submicron FPGA performance and density IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12 288-98
18. Kouloheris J and Gamal A E 1992 PLA-based FPGA versus cell granularity Proc. Custom Integrated Circuits Conf. (Piscataway, NJ: IEEE) pp 4.3.1-4
19. Sverdlov V A, Walls T J and Likharev K K 2003 Nanoscale silicon MOSFETs: a theoretical study IEEE Trans. Electron Devices 50 1926-33
20. Likharev K 2003 Electronics below 10 nm Nano and Giga Challenges in Microelectronics ed J Greer et al (Amsterdam: Elsevier) pp 27-68
21. Likharev K and Strukov D 2005 CMOL: devices, circuits, and architectures Introducing Molecular Electronics ed G Cuniberti et al (Berlin: Springer) at press (preprint available online at http://rsfq1.physics.sunysb.edu/∼likharev/nano/Springer04.pdf)
22. Fölling S, Türel Ö and Likharev K K 2001 Single-electron latching switches as nanoscale synapses Proc. 2001 Int. Joint Conf. on Neural Networks (Washington, DC, July 2001) pp 216-21
23. Jensen K L 1999 Field emitter arrays for plasma and microwave source applications Phys. Plasmas 6 2241-53
24. Zankovych S et al 2001 Nanoimprint lithography: challenges and prospects Nanotechnology 12 91-5
25. Brueck S R J et al 2002 There are no limits to optical lithography International Trends in Optics (Bellingham, WA: SPIE Press) pp 85-109
26. Türel Ö, Lee J H, Ma X and Likharev K 2004 Neuromorphic architectures for nanoelectronic circuits Int. J. Circuit Theory Appl. 32 277-302
27. Betz V et al 1999 Architecture and CAD for Deep-Submicron FPGAs (Dordrecht: Kluwer)
28. Rabaey J, Chandrakasan A and Nikolic B 2002 Digital Integrated Circuits 2nd edn (Upper Saddle River, NJ: Prentice-Hall)
29. Sentovich E M et al 1992 SIS: A system for sequential circuit synthesis UCB/ERL Report #M92/41 (University of California, Berkley) (available online at ftp://ic.eecs.berkeley.edu)
30. Averin D V, Korotkov A N and Likharev K K 1991 Theory of single-electron charging of quantum wells and dots Phys. Rev. B 44 6199-211
31. Glazman L I and Matveev K A 1990 Residual quantum conductivity under Coulomb blockade conditions JETP Lett. 51 484-7
32. Nabors K, Kim S and White J 1992 Fast capacitance extraction of general three-dimensional structures IEEE Trans. Microw. Theory Tech. 40 1496-506
33. Kittel C 1995 Introduction to Solid State Physics 7th edn (New York: Wiley)
34. Mead C and Conway L 1980 Introduction to VLSI Systems (Reading, MA: Addison-Wesley)
35. Padalia K et al 2003 Automatic transistor and physical design of FPGA tiles from an architectural specification Proc. FPGA'03 (Monterey, CA, Feb. 2003) pp 164-72
36. DeHon A 1996 Reconfigurable architectures for general-purpose computing AI Technical Report 1586 (MIT Artificial Intelligence Laboratory)
37. Kogge P M and Stone H S 1973 Parallel algorithm for efficient solution of a general class of recurrence equations IEEE Trans. Comput. 22 786-93
38. Betz V and Rose J 1999 FPGA place-and-route challenge U. Toronto (available online at http://www.eecg.toronto.edu/∼vaughn/challenge/challenge.html)
39. Naeimi H and DeHon A 2004 A greedy algorithm for tolerating defective crosspoints in NanoPLA design Proc. ICFPT'2004 (Brisbane, Australia, Dec. 2004) pp 49-56