Three-dimensional CMOL: Three-dimensional integration of CMOS/nanomaterial hybrid digital circuits

Micro and Nano Letters

Volumn 2, Issue 2, 2007, Pages 40-45

  Tu, D ^a   Liu, M ^a   Wang, W ^b   Haruehanroengra, S ^b  

^a INSTITUTE OF MICROELECTRONICS   (China)

^b INDIANA UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSBAR EQUIPMENT; DIGITAL INTEGRATED CIRCUITS; NANOWIRES;

NANOMATERIAL HYBRID DIGITAL CIRCUITS; NANOWIRE CROSSBARS;

CMOS INTEGRATED CIRCUITS;

NANOMATERIAL;

ARTICLE; CHEMICAL STRUCTURE; DIGITAL IMAGING; HYBRID; INTEGRATED CIRCUIT; MOLECULAR MECHANICS; NANOFABRICATION; PERFORMANCE MEASUREMENT SYSTEM; THREE DIMENSIONAL IMAGING; VELOCITY;

EID: 34447115730     PISSN: None     EISSN: 17500443     Source Type: Journal    
DOI: 10.1049/mnl:20070034     Document Type: Article

References (15)

1. Strukov, D.B., and Likharev, K.K.: ' CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices ', Nanotechnology, 2005, 16, p. 888-900 0957-4484
2. Strukov, D.B., and Likharev, K.K.: ' A reconfigurable architecture for hybrid CMOS/nanodevice circuits ', February, 1, p. 131-140
3. Dong, C., Wang, W., and Haruehanroengra, S.: ' Efficient logic architectures for CMOL nanoelectronic circuits ', IEE Micro Nano Lett., 2006, 1, (2), p. 74-78
4. Chen, Y., Jung, G.-Y., Ohlberg, D.A., Li, X., Stewart, D.R., Jeppesen, J.O., Nielsen, K.A., Stoddart, J.F., and Williams, R.S.: ' Nanoscale molecular-switch crossbar circuits ', Nanotechnology, 2003, 14, p. 462-468 0957-4484
5. Wu, W., Jung, G.-Y., Olynick, D.L., Straznicky, J., Li, Z., Li, X., Ohlberg, D.A.A., Chen, Y., Wang, S.-Y., Liddle, J.A., Tong, W.M., and Williams, R.S.: ' One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography ', Appl. Phys. A, 2005, 80, p. 1173-1178
6. 11 bits per square centimetre ', Nature, 2007, 445, p. 414-417 0028-0836
7. et al. ' Non-volatile resistive switching for advanced memory applications ', IEDM Technical Digest Report 31.3, IEDM, 2005
8. et al. ' Ultra-thin phase-change bridge memory device using GeSb ', IEDM Technical Digest Report 30.3, IEDM, 2006
9. Snider, G.S., and Williams, R.S.: ' Nano/CMOS architectures using a field-programmable nanowire interconnect ', Nanotechnology, 2007, 18, p. 035204-035214 0957-4484
10. Ababei, C., Maidee, P., and Bazargan, K.: ' Exploring potential benefits of 3D FPGA integration ', Field programmable logic and application, (Springer, Berlin/Heidelberg, 2004), 3203/2004, p. 874-880
11. Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., and Franzon, P.D.: ' Demystifying 3D ICs: the pros and cons of going vertical ', IEEE Design and Test Comput., 2005, 22, (6), p. 498-510
12. FPGA Place-and-Route Challenge available online at http://www.eecg. toronto.edu/~vaughn/challenge/challenge.html
13. The International Technology Roadmap for Semiconductor (ITRS): process integration, devices, and structures. (Semiconductor Industry Association San Jose, California, 2005) (http://www.itrs.net/reports.html)
14. Sentovich, E.M.: ' SIS: a system for sequential circuit synthesis ', et al. (Deptartment of Electrical Engineering and Computer Science, University of California, Berkeley, CA, 1992)
15. Ikeda S. Technology for high-density and high-performance static random access memory www.iwailab.ae.titech.ac.jp/pdf/ikeda/ikeda_thesis.pdf