-
1
-
-
84889831892
-
Exploring potential benefits of 3-D FPGA integration
-
Berlin, Germany: Springer
-
C. Ababei, P. Maidee, and K. Bazargan, "Exploring potential benefits of 3-D FPGA integration," in Field Programmable Logic and Application Berlin, Germany: Springer, 2004, vol. 3203, pp. 874-880.
-
(2004)
Field Programmable Logic and Application
, vol.3203
, pp. 874-880
-
-
Ababei, C.1
Maidee, P.2
Bazargan, K.3
-
2
-
-
2142660781
-
The effect of LUT and cluster size on deep-submicron FPGA performance and density
-
Mar
-
E. Ahmed and J. Rose, "The effect of LUT and cluster size on deep-submicron FPGA performance and density," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 3, pp. 288-298, Mar. 2004.
-
(2004)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst
, vol.12
, Issue.3
, pp. 288-298
-
-
Ahmed, E.1
Rose, J.2
-
3
-
-
3242676271
-
Fabrication of 5-nm linewidth and 14-nm pitch features by nanoimprint lithography
-
M. D. Austin et al., "Fabrication of 5-nm linewidth and 14-nm pitch features by nanoimprint lithography," Appl. Phys. Lett., vol. 84, no. 26, pp. 5299-5301, 2004.
-
(2004)
Appl. Phys. Lett
, vol.84
, Issue.26
, pp. 5299-5301
-
-
Austin, M.D.1
-
4
-
-
33747566850
-
3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration
-
May
-
K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, "3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration," Proc. IEEE, vol. 89, no. 5, pp. 602-633, May 2001.
-
(2001)
Proc. IEEE
, vol.89
, Issue.5
, pp. 602-633
-
-
Banerjee, K.1
Souri, S.J.2
Kapur, P.3
Saraswat, K.C.4
-
5
-
-
0003793410
-
-
Norwell, MA: Kluwer, Feb
-
V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Norwell, MA: Kluwer, Feb. 1999.
-
(1999)
Architecture and CAD for Deep-Submicron FPGAs
-
-
Betz, V.1
Rose, J.2
Marquardt, A.3
-
6
-
-
16244418071
-
DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs
-
Nov
-
D. Chen and J. Cong, "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs," in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 2004, pp. 752-759.
-
(2004)
Proc. IEEE Int. Conf. Computer-Aided Design
, pp. 752-759
-
-
Chen, D.1
Cong, J.2
-
7
-
-
0037392525
-
Nanoscale molecular-switch crossbar circuits
-
Y. Chen et al., "Nanoscale molecular-switch crossbar circuits," Nanotechnology, vol. 14, pp. 462-468, 2003.
-
(2003)
Nanotechnology
, vol.14
, pp. 462-468
-
-
Chen, Y.1
-
8
-
-
0035242920
-
Design and analysis of a dynamically reconfigurable three-dimensional FPGA
-
Feb
-
S. Chiricescu, M. Leeser, and M. M. Vai, "Design and analysis of a dynamically reconfigurable three-dimensional FPGA," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 1, pp. 186-196, Feb. 2001.
-
(2001)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst
, vol.9
, Issue.1
, pp. 186-196
-
-
Chiricescu, S.1
Leeser, M.2
Vai, M.M.3
-
9
-
-
28344452134
-
Demystifying 3-D ICs: The pros and cons of going vertical
-
Jun
-
W. R. Davis et al., "Demystifying 3-D ICs: The pros and cons of going vertical," IEEE Design Test. Comput., vol. 22, no. 6, pp. 498-510, Jun. 2005.
-
(2005)
IEEE Design Test. Comput
, vol.22
, Issue.6
, pp. 498-510
-
-
Davis, W.R.1
-
10
-
-
0034845496
-
NanoFabric: Spatial computing using molecular electronics
-
S. C. Goldstein and M. Budiu, "NanoFabric: Spatial computing using molecular electronics," in Proc. Int. Symp. Comput. Arch., 2001, pp. 178-189.
-
(2001)
Proc. Int. Symp. Comput. Arch
, pp. 178-189
-
-
Goldstein, S.C.1
Budiu, M.2
-
11
-
-
85015357431
-
Nanowire-based programmable architectures
-
A. DeHon, "Nanowire-based programmable architectures," ACM J. Emerging Technol. Comput. Syst., vol. 1, no. 2, pp. 109-162, 2005.
-
(2005)
ACM J. Emerging Technol. Comput. Syst
, vol.1
, Issue.2
, pp. 109-162
-
-
DeHon, A.1
-
12
-
-
64949160998
-
3-D nanowire-based programmable logic
-
Lausanne, Switzerland, Sep
-
B. Gojman et al., "3-D nanowire-based programmable logic," in Proc. Nanonet Conf., Lausanne, Switzerland, Sep. 2006, pp. 1-5.
-
(2006)
Proc. Nanonet Conf
, pp. 1-5
-
-
Gojman, B.1
-
13
-
-
50349091296
-
Exploring carbon nanotubes and NiSi nanowires as on-chip interconnections
-
Kos, Greece, May
-
C. Dong and W. Wang, "Exploring carbon nanotubes and NiSi nanowires as on-chip interconnections," in Proc. ISCAS'06, Kos, Greece, May 2006, pp. 3510-3513.
-
(2006)
Proc. ISCAS'06
, pp. 3510-3513
-
-
Dong, C.1
Wang, W.2
-
14
-
-
27944496952
-
Exploring technology alternatives for nanoscale FPGA interconnects
-
Jun
-
A. Gayasen, N. Vijaykrishana, and M. J. Irwin, "Exploring technology alternatives for nanoscale FPGA interconnects," in Proc. DAC'05, Jun. 2005, pp. 921-926.
-
(2005)
Proc. DAC'05
, pp. 921-926
-
-
Gayasen, A.1
Vijaykrishana, N.2
Irwin, M.J.3
-
15
-
-
0000636881
-
Electrical and thermal transport properties of magnetically aligned single wall carbon nanotube films
-
J. Hone et al., "Electrical and thermal transport properties of magnetically aligned single wall carbon nanotube films," App. Phy. Lett., vol. 77, no. 5, pp. 666-668, 2000.
-
(2000)
App. Phy. Lett
, vol.77
, Issue.5
, pp. 666-668
-
-
Hone, J.1
-
16
-
-
33748607434
-
Electrothermal engineering in the nanometer era: From devices and interconnects to Circuits Syst
-
Yokohama, Japan
-
B. Kaustav, L. Sheng-Chih, and S. Navin, "Electrothermal engineering in the nanometer era: From devices and interconnects to Circuits Syst.," in Proc. Asia South Pacific DAC'06, Yokohama, Japan, 2006, pp. 223-230.
-
(2006)
Proc. Asia South Pacific DAC'06
, pp. 223-230
-
-
Kaustav, B.1
Sheng-Chih, L.2
Navin, S.3
-
17
-
-
8644228615
-
Carbon nanotube vias for future LSI interconnects
-
Jun
-
A. Kawabata et al., "Carbon nanotube vias for future LSI interconnects," in Proc. IEEE Int.. Interconnect Tech. Conf., Jun. 2004, pp. 251-253.
-
(2004)
Proc. IEEE Int.. Interconnect Tech. Conf
, pp. 251-253
-
-
Kawabata, A.1
-
18
-
-
0038687619
-
Architecture evaluation for power-efficient FPGAs
-
Feb
-
F. Li, D. Chen, L. He, and J. Cong, "Architecture evaluation for power-efficient FPGAs," in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, Feb. 2003, pp. 175-184.
-
(2003)
Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays
, pp. 175-184
-
-
Li, F.1
Chen, D.2
He, L.3
Cong, J.4
-
19
-
-
27744497504
-
Power modeling and characteristics of field programmable gate arrays
-
Nov
-
F. Li, Y. Lin, L. He, D. Chen, and J. Cong, "Power modeling and characteristics of field programmable gate arrays," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 11, pp. 1712-1724, Nov. 2005.
-
(2005)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.24
, Issue.11
, pp. 1712-1724
-
-
Li, F.1
Lin, Y.2
He, L.3
Chen, D.4
Cong, J.5
-
20
-
-
33745817849
-
Performance benefits of monolithically stacked 3-D-FPGA
-
M. Lin, A. El Gamal, Y. C. Lu, and S. Wong, "Performance benefits of monolithically stacked 3-D-FPGA," in Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays, 2006, pp. 113-122.
-
(2006)
Proc. ACM/SIGDA Int. Symp. Field Programmable Gate Arrays
, pp. 113-122
-
-
Lin, M.1
El Gamal, A.2
Lu, Y.C.3
Wong, S.4
-
21
-
-
23844492770
-
Monolayer metallic nanotube interconnects: Promising candidates for short local interconnects
-
Aug
-
A. Naeemi and J. D. Meindl, "Monolayer metallic nanotube interconnects: Promising candidates for short local interconnects," IEEE Electron Device Lett., vol. 26, pp. 544-546, Aug. 2005.
-
(2005)
IEEE Electron Device Lett
, vol.26
, pp. 544-546
-
-
Naeemi, A.1
Meindl, J.D.2
-
22
-
-
13444256520
-
Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)
-
Feb
-
A. Naeemi, R. Sarvari, and J. D. Meindl, "Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)," IEEE Electron Device Lett., vol. 26, pp. 84-86, Feb. 2005.
-
(2005)
IEEE Electron Device Lett
, vol.26
, pp. 84-86
-
-
Naeemi, A.1
Sarvari, R.2
Meindl, J.D.3
-
23
-
-
33947642463
-
Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques
-
Oct
-
A. Nieuwoodt and Y. Massoud, "Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques," IEEE Trans. Electron Devices, vol. 53, no. 10, pp. 2460-2466, Oct. 2006.
-
(2006)
IEEE Trans. Electron Devices
, vol.53
, Issue.10
, pp. 2460-2466
-
-
Nieuwoodt, A.1
Massoud, Y.2
-
24
-
-
64949097478
-
-
NRAM, Online, Available
-
NRAM, Nantero [Online]. Available: http://www.nantero.com/tech.html
-
Nantero
-
-
-
25
-
-
34547144377
-
A new hybrid FPGA with nanoscale clusters and CMOS routing
-
R. M. P. Rad and M. Tehranipoor, "A new hybrid FPGA with nanoscale clusters and CMOS routing," in Proc. DAC'06, 2006, pp. 727-730.
-
(2006)
Proc. DAC'06
, pp. 727-730
-
-
Rad, R.M.P.1
Tehranipoor, M.2
-
26
-
-
0037312415
-
Wiring requirement and three-dimensional integration technology for field programmable gate arrays
-
Jan
-
A. Rahman, S. Das, A. P. Chandrakasan, and R. Reif, "Wiring requirement and three-dimensional integration technology for field programmable gate arrays," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 1, pp. 44-54, Jan. 2003.
-
(2003)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst
, vol.11
, Issue.1
, pp. 44-54
-
-
Rahman, A.1
Das, S.2
Chandrakasan, A.P.3
Reif, R.4
-
27
-
-
21844468998
-
Circuit modeling of carbon nanotube interconnects and their performance estimation in VLSI design
-
West Lafayette, IN, Nov
-
A. Raychowdhury and K. Roy, "Circuit modeling of carbon nanotube interconnects and their performance estimation in VLSI design," in Proc. Int. Workshop on Computational Electronics (IWCE), West Lafayette, IN, Nov. 2004, pp. 122-123.
-
(2004)
Proc. Int. Workshop on Computational Electronics (IWCE)
, pp. 122-123
-
-
Raychowdhury, A.1
Roy, K.2
-
28
-
-
31344449874
-
Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technology
-
Jan
-
A. Raychowdhury and K. Roy, "Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technology," IEEE Trans. Computer-Aided Des. Integr. Circuits Syst., vol. 25, no. 1, pp. 58-65, Jan. 2006.
-
(2006)
IEEE Trans. Computer-Aided Des. Integr. Circuits Syst
, vol.25
, Issue.1
, pp. 58-65
-
-
Raychowdhury, A.1
Roy, K.2
-
29
-
-
0003934798
-
-
SIS:, Dept. of ECE, Univ. California, Berkeley, CA
-
E. M. Sentovich et al., SIS: A System for Sequential Circuit Synthesis, Dept. of ECE, Univ. California, Berkeley, CA, 1992.
-
(1992)
A System for Sequential Circuit Synthesis
-
-
Sentovich, E.M.1
-
30
-
-
4344644019
-
CMOS-like logic in defective nanoscale crossbars
-
G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like logic in defective nanoscale crossbars," Nanotechnology, vol. 15, pp. 881-891, 2004.
-
(2004)
Nanotechnology
, vol.15
, pp. 881-891
-
-
Snider, G.1
Kuekes, P.2
Williams, R.S.3
-
31
-
-
33750340818
-
Carbon nanotube interconnects: Implications for performance, power dissipation and thermal management
-
N. Srivastava, R. V. Joshi, and K. Banerjee, "Carbon nanotube interconnects: Implications for performance, power dissipation and thermal management," in Tech. Dig. IEDM Electron Devices Meeting, 2005, pp. 249-252.
-
(2005)
Tech. Dig. IEDM Electron Devices Meeting
, pp. 249-252
-
-
Srivastava, N.1
Joshi, R.V.2
Banerjee, K.3
-
32
-
-
18744373862
-
CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices
-
D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, no. 888-900, 2005.
-
(2005)
Nanotechnology
, vol.16
, Issue.888-900
-
-
Strukov, D.B.1
Likharev, K.K.2
-
33
-
-
34547222125
-
NATURE: A hybrid nanotube/CMOS dynamically reconfigurable architecture
-
W. Zhang, N. Jha, and L. Shang, "NATURE: A hybrid nanotube/CMOS dynamically reconfigurable architecture," in Proc. DAC'06, 2006, pp. 711-716.
-
(2006)
Proc. DAC'06
, pp. 711-716
-
-
Zhang, W.1
Jha, N.2
Shang, L.3
-
34
-
-
33847290447
-
Growth of aligned carbon nanotube arrays for electrical interconnect
-
L. Zhu, Y. Xiul, D. W. Hess, and C. P. Wong, "Growth of aligned carbon nanotube arrays for electrical interconnect," in Proc. of Electronics Packaging Technology Conference, 2005, pp. 646-651.
-
(2005)
Proc. of Electronics Packaging Technology Conference
, pp. 646-651
-
-
Zhu, L.1
Xiul, Y.2
Hess, D.W.3
Wong, C.P.4
-
35
-
-
64949140498
-
-
International Technology Roadmap for Semiconductors ITRS, Online, Available
-
International Technology Roadmap for Semiconductors ITRS, San Jose, CA, 2005 [Online]. Available: http://www.public.itrs.net
-
(2005)
-
-
San Jose, C.A.1
-
36
-
-
64949194930
-
-
Fujitsu reports progress towards carbon nanotube interconnects for 32 nm, Solid State Technol., Nov. 2006 [Online]. Available: http://sst.pennnet.com/display_article/276187/5/ARTCL/none/FEATA/ -November-2006-Asian-Exclusive-Feature-1:-Fujitsu-reports- progress-towards-carbon-nanotube-interconnects-for-32nm-/
-
"Fujitsu reports progress towards carbon nanotube interconnects for 32 nm," Solid State Technol., Nov. 2006 [Online]. Available: http://sst.pennnet.com/display_article/276187/5/ARTCL/none/FEATA/ -November-2006-Asian-Exclusive-Feature-1:-Fujitsu-reports- progress-towards-carbon-nanotube-interconnects-for-32nm-/
-
-
-
-
37
-
-
33846807711
-
Nano/CMOS architecture using a field-programmable nanowire interconnect
-
to be published
-
G. Snider and S. Williams, "Nano/CMOS architecture using a field-programmable nanowire interconnect," Nanotechnology, vol. 18, no. 3, 2007, to be published.
-
(2007)
Nanotechnology
, vol.18
, Issue.3
-
-
Snider, G.1
Williams, S.2
-
38
-
-
8644228615
-
Carbon nanotube vias for future LSI interconnects
-
Jun
-
A. Kawabata et al., "Carbon nanotube vias for future LSI interconnects," in Proc. IEEE Int.. Interconnect Tech. Conf., Jun. 2004, pp. 251-253.
-
(2004)
Proc. IEEE Int.. Interconnect Tech. Conf
, pp. 251-253
-
-
Kawabata, A.1
|